

# V0.8 Preliminary

10/28/2011 1 Version 0.8



REVISION HISTORY	8
1 DESCRIPTION	12
1.1 Purpose of this Document	12
1.2 GENERAL DESCRIPTION	12
2 FEATURES	13
3 BLOCK DIAGRAM	15
4 PIN DESCRIPTION	16
4.1 Power Supply Pins	16
4.2 80-SYSTEM INTERFACE PINS	<b>17</b> 17
4.3 SPI /I2C Interface Pins	17
4.4 RGB Interface Pins	18
4.5 MIPI/MDDI Interface Pins	
4.6 INTERFACE LOGIC PINS	<u></u> 20
4.7 DRIVER OUTPUT PINS	22
4.8 DC/DC CONVERTER PINS	23
4.9 LABC AND CABC CONTROL PINS	25
4.10 TEST PINS	26
5 FUNCTIONAL DESCRIPTION	27
5.1 MPU INTERFACE	27
5.1.1 Interface Type Selection	27
5.1.2 80-series MPU Interface	
5.1.3 Serial Interface	
5.2 I2C INTERFACE	
5.2.1 Slave Address of I2C	
5.2.2 Register Write Sequence of I2C Interface	56
5.2.3 RAM Data Write Sequence of I2C Interface	
5.2.4 Register Read Sequence of I2C Interface	60
5.2.5 RAM Data Read Sequence of I2C Interface	
5.3 MIPI INTERFACE	
5.3.1 Display Module Pin Configuration for DSI	
5.3.2 Display Serial Interface (DSI)	
5.3.3 Memory Write/Read Format	
5.3.4 System Power-Up and Initialization	
5.4 MDDI INTERFACE	
5.4.1 MDDI Link Protocol by The NT35510	
10/28/2011 2	Version 0.8



5.4.2 MDDI Link Packet Descriptions by the NT35510	162
5.4.3 Writing Video Data to Memory Sequence	172
5.4.4 Writing Register Sequence	172
5.4.5 Reading Video Data from Memory Sequence	173
5.4.6 Reading Register Sequence	173
5.4.7 Hibernation Setting	174
5.4.8 MDDI Deep Standby Mode Setting	175
5.5 INTERFACE PAUSE	177
5.6 DATA TRANSFER BREAK AND RECOVERY	178
5.7 DISPLAY MODULE DATA TRANSFER MODES	
5.8 RGB INTERFACE	181
5.8.1 General Description	
5.8.2 RGB Interface Timing Chart	182
5.8.3 RGB Interface Mode Set	
5.8.4 RGB Interface Bus Width Set1	187
5.9 FRAME MEMORY	191
5.9.1 Configuration	191
5.9.2 Address Counter	
5.9.3 Interface to Memory Write Direction	193
5.9.4 Frame Memory to Display Address Mapping	194
5.10 TEARING EFFECT INFORMATION	195
5.10.1 Tearing Effect Output Line	195
5.10.2 Tearing Effect Bus Trigger	200
5.11 CHECKSUM	212
5.12 Power On/Off Sequence	214
5.12.1 Case 1 – RESX line is held High or Unstable by Host at Power On	215
5.12.2 Case 2 – RESX line is held Low by host at Power On	216
5.12.3 Uncontrolled Power Off	216
5.13 Power Level Modes	217
5.13.1 Definition	217
5.13.2 Power Level Mode Flow Chart	218
5.14 RESET FUNCTION	220
5.14.1 Register Default Value	220
5.14.2 Output or Bi-directional (I/O) Pins	222
5.14.3 Input Pins	222
10/28/2011	Version 0.8



5.15 SLEEP OUT-COMMAND AND SELF-DIAGNOSTIC FUNCTIONS OF THE DISPLAY MODULE	223
5.15.1 Register loading Detection	223
5.15.2 Functionality Detection	224
5.15.3 Chip Attachment Detection	225
5.16 DISPLAY PANEL COLOR CHARACTERISTICS	226
5.17 GAMMA FUNCTION	227
5.18 BASIC DISPLAY MODE	228
5.19 Instruction Setting Sequence	
5.19.1 Sleep In/Out Sequence	229
5.19.2 Deep Standby Mode Enter/Exit Sequence	230
5.20 Instruction Setup Flow	
5.20.1 Initializing with the Built-in Power Supply Circuits	
5.20.2 Power OFF Sequence	232
5.21 MTP WRITE SEQUENCE	233
5.22 DYNAMIC BACKLIGHT CONTROL FUNCTION	
5.22.1 PWM Control Architecture	
5.22.2 Dimming Function for LABC and Manual Brightness Control	
5.22.3 Dimming Function for CABC and Force PWM Function	244
5.22.4 PWM Signal Setting for CABC and LABC	245
5.22.5 Content Adaptive Brightness Control (CABC)	247
5.22.6 Ambient Light Sensor and Automatic Brightness Control (LABC)	248
5.23 COLUMN, 1-DOT, 2-DOT, 3-DOT AND 4-DOT INVERSION (VCOM DC DRIVE)	255
6 COMMAND DESCRIPTIONS	256
6.1 USER COMMAND SET	256
NOP (0000h)	260
SWRESET: Software Reset (0100h)	261
RDDID: Read Display ID (0400h~0402h)	262
RDNUMED: Read Number of Errors on DSI (0500h)	263
RDDPM: Read Display Power Mode (0A00h)	264
RDDMADCTL: Read Display MADCTL (0B00h)	265
RDDCOLMOD: Read Display Pixel Format (0C00h)	266
RDDIM: Read Display Image Mode (0D00h)	267
RDDSM: Read Display Signal Mode (0E00h)	268
RDDSDR: Read Display Self-Diagnostic Result (0F00h)	269
SLPIN: Sleep In (1000h)	270
10/28/2011 4	Version 0.8



	SLPOUT: Sleep Out (1100h)	272
	PTLON: Partial Display Mode On (1200h)	274
	NORON: Normal Display Mode On (1300h)	275
	INVOFF: Display Inversion Off (2000h)	276
	INVON: Display Inversion On (2100h)	277
	ALLPOFF: All Pixel Off (2200h)	278
	ALLPON: All Pixel On (2300h)	280
	GAMSET: Gamma Set (2600h)	282
	DISPOFF: Display Off (2800h)	283
	DISPON: Display On (2900h)	
	CASET: Column Address Set (2A00h~2A03h)	
	RASET: Row Address Set (2B00h~2B03h)	287
	DAMIND: Mamorus Mirita (2000b)	200
	RAMRD: Memory Read (2E00h)	290
	PTLAR: Partial Area (3000h~3003h)	<b>29</b> 1
	TEOFF: Tearing Effect Line OFF (3400h)	294
	TEON: Tearing Effect Line ON (3500h)	295
	MADCTL: Memory Data Access Control (3600h)	
	IDMOFF: Idle Mode Off (3800h)	
1	IDMON: Idle Mode On (3900h)	300
//	COLMOD: Interface Pixel Format (3A00h)	
	RAMWRC: Memory Write Continue (3C00h)	
	RAMRDC: Memory Read Continue (3E00h)	
	STESL: Set Tearing Effect Scan Line (4400h~4401h)	305
	GSL: Get Scan Line (4500h~4501h)	
	DPCKRGB: Display Clock in RGB Interface (4A00h)	308
	DSTBON: Deep Standby Mode On (4F00h)	
	WRPFD: Write Profile Value for Display (5000h~500Fh)	310
	WRDISBV: Write Display Brightness (5100h)	
	RDDISBV: Read Display Brightness (5200h)	
	WRCTRLD: Write CTRL Display (5300h)	
	RDCTRLD: Read CTRL Display Value (5400h)	
	WRCABC: Write Content Adaptive Brightness Control (5500h)	
	RDCABC: Read Content Adaptive Brightness Control (5600h)	
	WRHYSTE: Write Hysteresis (5700h~573Fh)	
10/2	28/2011 5 Version 0.8	





WRGAMMSET: Write Gamma Setting (5800h~5807h)	321
RDFSVM: Read FS Value MSBs (5A00h)	323
RDFSVL: Read FS Value LSBs (5B00h)	324
RDMFFSVM: Read Median Filter FS Value MSBs (5C00h)	325
RDMFFSVL: Read Median Filter FS Value LSBs (5D00h)	326
WRCABCMB: Write CABC minimum brightness (5E00h)	327
RDCABCMB: Read CABC minimum brightness (5F00h)	328
WRLSCC: Write Light Sensor Compensation Coefficient Value (6500h~6501h)	329
RDLSCCM: Read Light Sensor Compensation Coefficient Value MSBs (6600h)	330
RDLSCCL: Read Light Sensor Compensation Coefficient Value LSBs (6700h)	
RDBWLB: Read Black/White Low Bits (7000h)	332
RDBkx: Read Bkx (7100h)	333
RDBky: Read Bky (7200h)	334
RDWx: Read Wx (7300h)	335
RDWx: Read Wx (7300h)	336
RDRGLB: Read Red/Green Low Bits (7500h)	337
RDRx: Read Rx (7600h)	338
RDRy: Read Ry (7700h)	339
RDGx: Read Gx (7800h)	340
RDGy: Read Gy (7900h)	341
RDBALB: Read Blue/AColor Low Bits (7A00h)	342
RDBx: Read Bx (7B00h)	343
RDBy: Read By (7C00h)	344
RDAx: Read Ax (7D00h)	345
RDAy: Read Ay (7E00h)	346
RDDDBS: Read DDB Start (A100h~A104h)	347
RDDDBC: Read DDB Continue (A800h~A804h)	349
RDFCS: Read First Checksum (AA00h)	351
RDCCS: Read Continue Checksum (AF00h)	352
RDID1: Read ID1 Value (DA00h)	353
RDID2: Read ID2 Value (DB00h)	354
RDID3: Read ID3 Value (DC00h)	355
7 SPECIFICATIONS	356
7.1 ABSOLUTE MAXIMUM RATINGS	356
7.2 ESD Protection Level	356
10/28/2011 6	Version 0.8



# NT35510

7.3 LATCH-UP PROTECTION LEVEL	356
7.4 LIGHT SENSITIVITY	356
7.5 DC CHARACTERISTICS	357
7.5.1 Basic Characteristics	357
7.5.2 MIPI Characteristics	359
7.5.3 MDDI Characteristics	361
7.5.4 Current Consumption in Standby Mode and DSTB Mode	362
7.6 AC CHARACTERISTICS	
7.6.1 Parallel Interface Characteristics (80-Series MCU)	363
7.6.2 Serial Interface Characteristics	364
7.6.3 I2C Bus Timing Characteristics	365
7.6.4 RGB Interface Characteristics	366
7.6.5 MIPI DSI Timing Characteristics	367
7.6.6 MDDI Timing Characteristics	371
7.6.7 Reset Input Timing	372
8 REFERENCE APPLICATIONS	373
8.1 MICROPROCESSOR INTERFACE	373
8.2 Connections with Panel	378
MONING DISO	



NT35510

# **REVISION HISTORY**

Version	Contents	Prepare d by	Checked by	Approved by	Date	
0.00	Original Kevin SW Dennis					
0.00	Original  Page 9, remove 320RGB x 480 Page 10, Features, remove 320RGB x 480 and MUX description VGHO VGLO for gate control signals, remove VDDIM/VSSIM Page11, update power voltage range Page12, Block diagram Page 13 to 22 Add: VDD_DET, DIOPWR,PSWAP,DSWAP,VGHO,VGLO,VRGH, VREFCP,CSP,CSN,LVGL,C61P,C61N,VRGH, VREF,GOUT, Remove: VDDIM/VSSIM, VDDEL Update: MVDDL,VGL,VGH,Test pins Page23, update IF table Page 51 to 66: update SPI,IM3= 1 setting in figure Page102,103, change DSIM, DSIG bit Reg to 0xB100 Page115,124 Add WRPFD 50h on table Page201,modified to 480x864 memory Page202, Remove 320x480 Page204, update whole Frame memory table Page207, Vold TBD Page227, Modes to 7 Page237, update CBD in figure Page235,Add chip attachment Detection section Page237, update Gamma Structure Page255,270,update FOSC, Example Page277, vpdate FOSC, Example Page277, update DIOPWR,VREFCP,VGMP1,VGLO Page277, update DIOPWR,VREFCP,VGMP1,VGLO Page276, updateC61P/N,LVGL,VGLO,VRGH,VREFCP,DIOPWR, VGMP1/2,VGMN,VGSP,VGSN, Page391, change name to RAMKP Page306 to 312, remove 320x 480 resolution setting Page337, 5400h Cmd add A and G bit Page385, Absolute Max Rating for MV HV, remove VDDIM Page387, Vdev value modified Page402,403, Remove MVDDI in note Page407, VdN PIM remove Page377, 379, A1,A8 cmd update Page377, 379, A1,A8 cmd update Page387 to 396, VDDI to 3.3V Page362 to 376 70h to 7Eh cmd default value	Kevin	sw	Dennis	2010/02/12	
	- Page28,29,30,40,41,42 MPU figure update - Page 12,274 Block and power architecture update					

10/28/2011 8 Version 0.8

	- Page 10,remove 360RGB x 640, Add 480RGBx720				
	- Page 11, update GPO[3:0]				
	- Page 12, update VGHO, VGLO				
	- Page 13, update Block Diagram				
	- Page 18, update IM, GPO, VSEL, and EXB1T				
	- Page 20, update VGLO,LVGL				
	- Page 21, update VGLX,VGL_REG, Remove CP6_P/N				
	- Page 23, update VDD_BC				
	- Page 24, update CONTACT1~4, VSSIDUM				
	- Page 25, update IF description table				
0.02	- Page 207, update Address Counter	Kevin	SW	Dennis	2010/04/06
	- Page 235, update Resolution Data			$M$ $n_c$	//
	- Page 252, remove CLED_VOL		25		
	- Page 271, remove KB_CLED_VOL		$\sim 11/3$	// ///// /	CIL.
	- Page 277, add 4 dot inversion		MM	11 110	
	- Page 306,308,313,326 resolution update, remove nHD, add 480x720		2111		
	- Page 384, update absolute voltage	// ///			
	- Page 385, update DC spec				
	- Page 386, update Note3,Note5				
	- Page 405, update resolution	4	こくしょ		
	- Page 406, update Alignment Mark				
	- Page 10,11,205,206,234,305,307,312,325,404, update resolution				
	- Page 13, update Block diagram				
	- Page 17-24, update pin description(MDDI not support DSWAP,				
	Update TE_R,TE_L, DSTB_SEL, RESX,VSEL,VREF_PWR, I2C_SDA				
16	remove VDD_BD, ENDIOV)				
$\mathcal{L} \mathcal{M} \mathcal{M}$	- Page 104,121, remove generic data type 0x24				
1111/2	- Page 134, update EoTP Option				
11/1/1/	- Page 175, update MDDI support type				
0.00	- Page 176,177, update sub frame header, link shut down packet		0.47		
0.03	- Page 179,180, update skew calibration packet, client capability packet	Kevin	SW	Dennis	2010/05/18
	- Page 184, update packet type is 20				
	- Page 209,214, update TE off,output is low, tering effect bus trigger				
	- Page 241, update gamma to 10 bits setting				
	- Page 276, update 3-dots inversion				
	- Page 384, update VIH,VIL,VOH,VOL				
	- Page 388, update hibernation wake up				
	- Page 390,392 update Note2				
	- Remove pad chapter to application note				



		1	1	1	1
	- Page 14, update Block diagram of RGBBP				
	- Page 16, update WRX/SCL/I2C_SCL, SDI/I2C_SDA				
	- Page 19~25, update IM3 pin description,RGBBP(remove I2C_SA1)				
	OSC_Test description, KBBC to test pin				
	- Page 21, update VREF_PWR description				
	- Page 26, update IM table				
	- Page 42~44, update MPU read scription				
	- Page 49~52, update SPI+RGB or SPI+MDDI description				
0.04	- Page 60, update I2C Address	Kevin	CW	Donnia	2010/07/27
0.04	- Page 181,182, update 16 bit SPI pause description	Kevin	SW	Dennis	2010/07/27
	- Page 187~189, update RGB figure			~ ~	
	- Page 200, update TE waveform in RGB mode 2			$M \mid n_r$	//
	- Page 237, MTP sequence		25		
	- Page 238~258, update one dimming control for LABC & CABC,		C	(	71-
	remove KBBC function description			11 00	
	- Page 260,update 0x04 Cmd, remove KBBC Cmd		51110		
	- Page 262, update 0xA1,0xA8 Cmd	// // //			
	- Remove all the KBBC related function, register				
	- Page 11, 12, 190, 191, 219, 284~287, 291, 304, 376,				
	remove 480RGBx360				
	- Page 15, update MTP_PWR application voltage				
	- Page 16, update CSX, RDX, DC/X, SDI, SDO		)) <i>U</i> ~		
	- Page 18, update DSWAP				
	- Page 19, correct typo for IM[3:0] in MDDI+SCL(falling edge)				
	- Page 38 & 44, update typo for data format in table				
0.05	- Page 53, update read data 8-8-8-bit only in SPI	Kevin	SW	Dennis	2010/10/18
	- Page 183, 184, update note for min. porch of RGB interface	IXCVIII	Ovv	Demis	2010/10/10
MMM	<ul> <li>Page 232, update MTP sequence and MTP_PWR voltage</li> </ul>				
11/21	- Page 235, 236, remove PWM_ENH_OE bit (keep x2)				
U	- Page 312, 314, update typo for BCTRL and BL				
	- Page 371, 372: update figures				
	- Page 373: update figure, add RGB+I2C				
	- Page 374: update figures, IM setting				
	- Page 375: update figures, IM setting				
	- Page 15, update DVDD typical voltage				
	- Page 129, update typo in figure of AwER				
	- Page 194, update typo for Hsync				
	- Page 218, add condition of irregular power off				
	- Page 219, 255, update command name typo of 05h command				
	- Page 228~231, update typo in figures				
	- Page 234, update typo for ALS in figure 5.22.1				
0.1	- Page 235, update CLED_VOL bit in figure 5.22.2	Kevin	SW	Dennis	2010/12/24
	- Page 312, 314, update typo for BCTRL & BL bits				
	- Page 316, update typo in flow chart				
	- Page 346, update description of parameter				
	- Page 355, update maximum rating for VGH, VGLX				
	- Page 358, 359, update 2 lane description in condition				
	- Page 362, update pin name typo in figure				
	- Page 376, update typo for CRGB condition				

10/28/2011 10 Version 0.8



NT35510

0.2	<ul> <li>- Page 244, update register control table for CABC</li> <li>- Page 362, update sleep in and DSTB power consumption</li> <li>- Page 357, update source deviation max voltage</li> </ul>	SW	Dennis	2011/03/18		
0.3	- Page 17, update CSX connection in MDDI+SPI - Page 176, 230~232, update delay time after H/W reset and SLPIN	Kevin	SW	Dennis	2011/03/23	
0.4	- Page 19, update LANSEL used for MIPI only - Page 20, update TE_L & TE_R application connection					
0.5	<ul> <li>- Page 17, update unused connection for CSX, WRX, RDX, DCX</li> <li>- Page 184, 185, update tVHS</li> <li>- Page 362, update current consumption of sleep in mode</li> <li>- Page 366, RGB Mode, tHVPD to 0</li> <li>- Page 369, CLK-POST time update to fit 1Gbps design</li> </ul>	Kevin	sw	Dennis	2011/05/20	
0.6	- Page 362, update current consumption of sleep in mode	Kevin	sw	Dennis	2011/06/13	
0.7	- Page 21, DSTB_SEL description update	Kevin	sw	Dennis	2011/09/05	
0.8	- Page 12,13,17,20,27,374, MPU 18 bits support	Kevin	SW	Dennis	2011/10/26	

10/28/2011 11 Version 0.8





#### 1 DESCRIPTION

#### 1.1 Purpose of this Document

This document has been created to provide complete reference specifications for the NT35510. IC design engineers should refer to these specifications when designing ICs, test engineers when testing the compliance of manufactured ICs to guarantee their performance, and application engineers when helping customers to make sure they are using this IC properly.

#### 1.2 General Description

The NT35510 device is a single-chip solution for a-Si TFT LCD that incorporates gate drivers and is capable of 480RGBx864, 480RGBx854, 480RGBx800, 480RGBx720, 480RGBx640 with internal CGRAM and 480RGB x 1024 by pass internal CGRAM. It includes a 9,953,280 bits internal memory, a timing controller with glass interface level-shifters and a glass power supply circuit.

The NT35510 supports MDDI interface, MIPI Interface, 16/18/24 bits RGB interface, 8/16//18/24-bit system interfaces, serial peripheral interfaces (SPI) and I2C interface. The specified window area can be updated selectively, so that moving pictures can be displayed simultaneously independent of the still picture area. The 480RGB x 1024 by pass CGRAM application is used for RGB interface only.

The NT35510 is also able to make gamma correction settings separately for RGB dots to allow benign adjustments to panel characteristics, resulting in higher display qualities. The IC possesses internal GRAM that stores 480-RGB x 864-dot 16.77M-color images. A deep standby mode is also supported for lower power consumption.

This LSI is suitable for small or medium-sized portable mobile solutions requiring long-term driving capabilities, including bi-directional pagers, digital audio players, cellular phones and handheld PDA..









#### **2 FEATURES**

- ◆ Single chip WVGA a-Si TFT LCD Controller/driver with Display RAM.
- Display resolution option
  - 480RGB x 1024 by pass GRAM
  - 480RGB x 864 with 480x24-bitsx 864 GRAM
  - 480RGB x 854 with 480x24-bitsx 854 GRAM
  - 480RGB x 800 with 480x24-bitsx 800 GRAM
  - 480RGB x 720 with 480x24-bitsx 720 GRAM
  - 480RGB x 640 with 480x24-bitsx 640 GRAM
- ◆ Display data RAM (frame memory): 480 x 864 x 24-bits = 9,953,280 bits
- Display mode (Color mode)
  - Full color mode: 16.7M-colors
  - Reduce color mode: 262K colors
  - Reduce color mode: 65K colors
  - Idle mode: 8-colors
- Interface
  - 8-/16-/18-/24-bits 80-series MPU interface
  - 16-bit serial peripheral interface
  - I2C interface
  - 16-/18-/24-bits RGB interface (DE mode and SYNC mode with polarity of HS/VS can be set by register)
  - MIPI Display Serial Interface (DSI V1.01 r11 and D-PHY V1.0, 1 clock and 1 or 2 data lane pairs)
  - Mobile Display Digital Interface (MDDI V1.2, 1 strobe and 1 or 2 data lane pairs)
- Display features
  - Window address functions for specifying a rectangular area on the internal RAM to write data
  - Individual gamma correction setting for RGB dots
  - Deep standby function
- On chip
  - VGHO/VGLO voltage generator for gate control signal and panel
  - Oscillator for display clock
  - Supports gate control signals to gate driver in the panel
  - On module color characteristics
  - On module checksums checking
  - Four GPO (General Purpose Output) pins for external control
- Supply voltage range
  - I/O supply voltage range for VDDI to VSSI: 1.65V ~ 3.3V (VDDI) or 1.1 ~ 1.3V (VDDIL)
  - Analog supply voltage range for VDDB/VDDA/VDDR to VSSB/VSSA/VSSR: 2.3V ~ 4.8V
  - MIPI/MDDI regulator supply voltage range for VDDAM to VSSAM: 2.3V ~ 4.8V







#### Output voltage levels


- Positive gate driver voltage range for VGH: AVDD+VDDB ~ 2xAVDD AVEE
- Negative gate driver voltage range for VGLX: AVEE+VCL ~ 2xAVEE-AVDD
- Step-up 1 output voltage range for AVDD: 4.5 ~ 6.5V
- Step-up 2 output voltage range for AVEE: -4.5 ~ -6.5V
- Positive gamma high voltage range for VGMP: 3.0 ~ 6.3V (AVDD-0.3V)
- Positive gamma low voltage range for VGSP: 0.0, 0.3 ~ 3.7V
- Negative gamma high voltage range for VGMN: -3.0 ~ -6.3V (AVEE+0.3V)
- Negative gamma low voltage range for VGSN: 0.0, -0.3 ~ -3.7V
- Common electrode voltage range for VCOM: 0.0 ~ -3.5V (VCL+0.3V)
- Panel voltage range for VRGH: 1.0V ~ 6.0V(AVDD-0.3V)



10/28/2011 14 Version 0.8



#### **3 BLOCK DIAGRAM**



10/28/2011 15 Version 0.8





# **4 PIN DESCRIPTION**

# **4.1 Power Supply Pins**

Symbol	Name	Description		
VDDB	DC/DC Power	Power supply for DC/DC converter VDDB, VDDA and VDDR should be the same input voltage level		
VDDA	Analog Power	Power supply for analog system VDDB, VDDA and VDDR should be the same input voltage level		
VDDR	Regulator Power	Power supply for regulator system VDDB, VDDA and VDDR should be the same input voltage level		
VDD_DET	Detection Power	Connect to VDDB/VDDA/VDDR for detection.		
VDDAM	MIPI Power	Power supply for MIPI/MDDI analog regulator system		
VDDI	I/O Power	Power supply for interface system except MIPI/MDDI interface		
DVDD	Digital Voltage	Regulator output for logic system power (1.55V typical) Connect a capacitor for stabilization.		
DIOPWR	Dual I/O Voltage	Regulator output for dual I/O voltage system (1.2V/1.8V typical). Connect a capacitor for stabilization.		
MVDDA	MIPI/MDDI Voltage	Regulator output for internal MIPI/MDDI analog system (1.5V typical) Connect a capacitor for stabilization. If not use MIPI/MDDI interface, please open this pin.		
MVDDL	MIPI Voltage	Regulator output for internal MIPI low power system (1.2V typical) Connect a capacitor for stabilization. If not use MIPI interface, please open this pin		
VSSB	DC/DC GND	System ground for DC/DC converter		
VSSA	Analog GND	System ground for analog system		
VSSR	Regulator GND	System ground for regulator system		
VSSAM	MIPI GND	System ground for internal MIPI/MDDI analog system		
VSSI	I/O GND	System ground for interface system except MIPI/MDDI interface		
DVSS	Digital GND	System ground for internal digital system		
AVSS	Source OP GND	System ground for source OP system.		
MTP_PWR	MTP Power	MTP programming power supply pin (7.5 to 8.0V and 7.75V typical)  Must be left open or connected to DVSS in normal condition.		

10/28/2011 16 Version 0.8



# 4.2 80-System Interface Pins

Symbol	I/O	Description		
CSX	I	Chip select input pin ("Low" enable) in 80-series MPU I/F and SPI I/F. This pin is not used for I2C, MIPI, please connect to VDDI this pin.		
WRX / SCL / I2C_SCL	I2C_SCL I2C_SCL: Serial input clock in I2C I/F. This pin is not used for MIPI I/F, please connect to VDDI this pin.			
RDX	RDX  I Reads strobe signal to write data when RDX is "Low" in 80-series MPU interface. This pin is not used for 16-bit SPI, I2C, MIPI or MDDI I/F, please connect to VDDI this pin.			
D/CX	Display data / command selection in 80-series MPU I/F.			
D[23:0]	I/O	24-bit bi-directional data bus for 80-series MPU I/F and 24-bit input data bus for RGB I/F. For 8080-series MPU I/F: 8-bit interface: D[7:0] are used, D[23:8] should be connected to VSSI 16-bit interface: D[15:0] are used, D[23:16] should be connected to VSSI 18-bit interface: D[17:0] are used, D[23:18] should be connected to VSSI 24-bit interface: D[23:0] are used These pins are not used for 16-bit SPI, I2C, MIPI or MDDI I/F, please connect to VSSI these pins.		

NOTE: "1" = VDDI level, "0" = VSSI level.

# 4.3 SPI /I2C Interface Pins

Symbol	Symbol I/O Description						
CSX	CSX Chip select input pin ("Low" enable) in 80-series MPU I/F and SPI I/F.  This pin is not used for I2C, MIPI, please connect to VDDI this pin						
WRX / SCL / I2C_SCL							
SDI / I2C_SDA	I/O	SCL: Serial input signal in SPI I/F. The data is input on the rising/falling edge of the SCL signal. I2C_SDA: Serial input/output signal in I2C I/F. The data is input/output on the rising edge of the I2C_SCL signal.  This pin is not used for 80-series MPU, MIPI or MDDI I/F, please connect to VSSI this pin.					
SDO	0	Serial output signal in SPI I/F. The data is output on the rising/falling edge of the SCL signal. If the host places the SDI line into high-impedance state during the read interval, the SDI and SDO can be tied together.  This pin is not used for 80-series MPU, I2C, MIPI or MDDI I/F, please open this pin.					

NOTE: "1" = VDDI level, "0" = VSSI level.



# 4.4 RGB Interface Pins

Symbol	I/O	Description
PCLK	I	Pixel clock signal in RGB I/F. This pin is not used for 80-series MPU, MIPI or MDDI I/F, please connect to VSSI this pin.
VS	I	Vertical sync. Signal in RGB I/F. This pin is not used for 80-series MPU, MIPI or MDDI I/F, please connect to VSSI this pin.
HS	I	Horizontal sync. Signal in RGB I/F. This pin is not used for 80-series MPU, MIPI or MDDI I/F, please connect to VSSI this pin.
DE	I	Data enable signal in RGB I/F mode 1.  This pin is not used for RGB mode 2, 80-series MPU, MIPI or MDDI I/F, please connect to VSSI this pin.
D[23:0]	I/O	24-bit bi-directional data bus for 80-series MPU I/F and 24-bit input data bus for RGB I/F. For RGB I/F: 16-bit/pixel: D[20:16]=R[4:0], D[13:8]=G[5:0] and D[4:0]=B[4:0], connect unused pins to VSSI 18-bit/pixel: D[21:16]=R[5:0], D[13:8]=G[5:0] and D[5:0]=B[5:0], connect unused pins to VSSI 24-bit/pixel: D[23:16]=R[7:0], D[15:8]=G[7:0] and D[7:0]=B[7:0] These pins are not used for MIPI or MDDI I/F, please connect to VSSI these pins.

NOTE: "1" = VDDI level, "0" = VSSI level.





# 4.5 MIPI/MDDI Interface Pins

Symbol	I/O	Description								
HSSI_CLK_P HSSI_CLK_N	I	-These pins are DSI-CLK+/- differential clock signals if MIPI interface is usedThese pins are MDDI_STB_P/M differential strobe signals if MDDI interface is usedHSSI_CLK_P/N are differential small amplitude signals. Ensure the trace length is shortest so that the COG resistance is less than 10 ohmIf not used, please connect these pins to VSSAM.								
HSSI_D0_P HSSI_D0_N	I/O	-These pins are DSI-D0+/- differential data signals if MIPI interface is usedThese pins are MDDI_DATA0_P/M differential strobe signals if MDDI interface is usedHSSI_D0_P/N are differential small amplitude signals. Ensure the trace length is shortest so that the COG resistance is less than 10 ohmIf not used, please connect these pins to VSSAM.								
HSSI_D1_P HSSI_D1_N	I	-These pins are DSI-D1+/- differential data signals if MIPI interface is usedThese pins are MDDI_DATA1_P/M differential strobe signals if MDDI interface is usedHSSI_D1_P/N are differential small amplitude signals. Ensure the trace length is shortest so that the COG resistance is less than 10 ohmIf not used, please connect these pins to VSSAM.								
ERR	0	CRC and ECC error output pin for MIPI interface. This pin is output low when it is not activated. When this pin is activated, it output high if CRC/ECC error found.  If not used, please open this pin.								
LANSEL	1 n (A)	Input pin to select 1 data lane or 2 data lanes in MIPI interface.  LANSEL  Data Lane of MIPI/MDDI  0 1 data lane 1 2 data lanes  If not used, please connect to VSSI.								
		Input pin to select HSSI_D0/D1 data lane sequence and polarity in high speed interface only.  For MIPI interface, both DSWAP and PSWAP function are available.  For MDDI interface, only PSWAP function is available. Please connect DSWAP pin to VSSI.  Pin Name HSSI_D0_P HSSI_D0_N HSSI_CLK_P HSSI_CLK_N HSSI_D1_P HSSI_D1_N								
1100		DSWAP=0 DSI-D0+ DSI-D0- DSI-CLK+ DSI-CLK- DSI-D1+ DSI-D1-								
DSWAP PSWAP	I	Input DSWAP=0 PSWAP=1 DSI-D0- DSI-D0+ DSI-CLK- DSI-CLK+ DSI-D1- DSI-D1+								
		MIPI Signal DSWAP=1 PSWAP=0 DSI-D1+ DSI-D1- DSI-CLK+ DSI-CLK- DSI-D0+ DSI-D0-								
	DSWAP=1 DSI-D1- DSI-D1+ DSI-CLK- DSI-CLK+ DSI-D0- DSI-D0+									
	If not used, please connect to VSSI.									

10/28/2011 19 Version 0.8

NT35510



# 4.6 Interface Logic Pins

Symbol	I/O	Description								
		This signal will reset the device and must be applied to properly initialize the chip.  Signal is active low.  The input voltage range for RESX pin is related to DSTB_SEL and VSEL pins.  Input Voltage Level (DSTB_SEL="0") Min. Max. Unit								
			Logic High level input volt			VDDI	V			
		VDDI=1.65~3.3V	Logic Low level input		0.7xVDDI VSSI	0.3xVDDI	V			
			Logic High level input		0.88	1.35	V			
RESX		VDDI=1.1~1.3V	Logic Low level input		VSSI	0.55	V			
		Input Voltage Lev	vel (DSTB_SEL="1")	VDDI=1	.65~3.3V	VDDIL=	1.1~1.3V	Unit		
		input voltage Lev	ver (DOTB_OLL= 1)	Min.	Max.	Min.	Max.	Offic		
			gh level input voltage	0.7xVDDI	_ 11	1.155	1.95	V		
			w level input voltage	VSSI	0.3xVDDI		0.585	V		
			gh level input voltage	0.88	1.35V	0.88	1.35V	V		
		=Low   Logic Lo	w level input voltage	VSSI	0.55	VSSI	0.55	V		
TE (TE_L)	0	Tearing effect output pin to synchronize MCU to frame writing, activated by S/W command. When this pin is not activated, this pin is output low.  TE_L and TE_R can not be connected together, choose one side for application.  If not used, please open this pin.								
TE_R		Tearing effect outp The same output s TE_L and TE_R ca If not used, please		and.						
	77	Interface type selection. The connections of IM[3:0] which not shown in table are invalid.								
	O	IM[3:0]	Display Data			Command				
	1	0000 80-seri	es 8-bit MPU I/F, D[7:0]	80-9	series 8-bit N	1PU I/F, D[7:	0]			
U		0001 80-seri	es 16-bit MPU I/F, D[15	:0] 80-s	series 16-bit	MPU I/F, D[1	15:0]			
		0010 80-seri	es 18-bit MPU I/F, D[17	:0] 80-9	series 18-bit	MPU I/F, D[1	17:0]			
			es 24-bit MPU I/F, D[23			MPU I/F, D[2				
			F, D[23:0]			rising edge t				
IN:C31MI			F, D[23:0]			falling edge	trigger), SL	DI/SDO		
IM[3:0]	'		F, D[23:0]		I2C I/F, I2C_SDA					
		0101   MIPI D	SI, D0_P/N, HSSI_D1_P/N		MIPI DSI, HSSI_D0_P/N, HSSI_D1_P/N					
		MDDI,	DO_F/N, 11331_D1_F/N		MDDI, HSSI_D0_P/N, HSSI_D1_P/N					
		1 1 111111 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	D0_P/N, HSSI_D1_P/N		16-bit SPI (SCL rising edge trigger), SDI/SDO					
		MDDI			DI, HSSI_D0_P/N, HSSI_D1_P/N					
		11111	D0_P/N, HSSI_D1_P/N		16-bit SPI (SCL falling edge trigger), SDI/SDO					
		MDDI			MDDI, HSSI_D0_P/N, HSSI_D1_P/N					
		0111 HSSI_I	00_P/N, HSSI_D1_P/N	I2C	I/F, I2C_SD	A serial data				
RGBBP	ı	Display data written path control in RGB interface.  RGBBP="0", display data written to frame memory.  RGBBP="1", display data written to line buffer (frame memory by pass mode)  When not used in other interfaces, please connect to VSSI.								

10/28/2011 20 Version 0.8



		Select the I2C	interface ad			not used, please conr	nect to VSS	SI.		
		I2C_SA0		S	lave Addres	S				
I2C_SA0	I	0			10011 00					
		1			10011 01					
Input pin to switch the I/O voltage.										
		•		•	NECV TE L		DDC =:==			
		The VSEL dua				EDPWM, LEDON, KI SEL –"1"	BBC pins.			
		THE VOLL due	ar 10 furiction	13 Valla	WHEN DOTD		: Voltage L	evel		
		DSTB_SEL	VDDI	VSEL	DIOPWR	TE		LEDON LEDPWM		
			1.65~3.3V				725	11/1/11		
		0	or	Х	Off	VOH=VDDI		H=VDDI or VDDA		
			1.1~1.3V			VOL=VSSI	VOL	_=V\$SI		
			4.05.0.0\/	Low	1.2V	VOH=1.2V VOL=VSSI		H=1.2V _=VSSI		
VSEL	ı	1	1.65~3.3V	High	1.8V	VOH=VDDI or DIOI VOL=VSSI		H=VDDI or VDDA L=VSSI		
		1	1.1~1.3V	Low	1.2V	VOH=1.2V VOL=VSSI	VOI VOI	f=1.2V _=VSSI		
		High 1.8V VOH=1.8V VOL=VSSI VOH=1.8V VOL=VSSI								
	· M	The input voltage range for VSEL pin:								
7		Input Voltage Level Min. Max. Unit								
		Logic High level input voltage 0.88 VDDI V								
Z		Logic Low level input voltage VSSI 0.55 V								
		If not used, please connect to VDDI.  General purpose output pins. The output voltage swing is VDDI to VSSI.								
GPO[3:0]	0	If not used, ple				ge swing is vool to v	JJI.			
VGSW[3:0]	I	Input pin to se	lect the differ	ent app	lication.					
		Input pin to se	lect the exter	nal AVD	DD DC/DC vo	oltage.				
		EXB1T		A	VDD Voltage	е				
EXB1T	I	0			nal DC/DC f					
		1	1 Use external DC/DC for AVDD							
		If not used, ple	ease connect	to VSS	<u> </u>					
		Input pin to se	lect the volta	ge sequ	ence of V0 -	~ V255.				
NDMCEI		NBWSEL	١	/0 ~ V25	55 voltage se	equence				
NBWSEL	ı	0	V <sub>(00h)</sub> >V <sub>(0</sub>	<sub>11h)</sub> >>\	$V_{(FEh)} > V_{(FFh)}$	(Normally White)				
		1	$V_{(00h)} < V_{(00h)}$	<sub>)1h)</sub> <<\	$V_{(FEh)} < V_{(FFh)}$	(Normally Black)				
		Input pin to co	ntrol DIOPW	R regula	ator on/off ar	nd Deep standby mod	de function	On/Off.		
		DSTB_SEL		WR Reg		VSEL & DSTB F				
DSTB_SEL	I	0	DI	IOPWR	Off	Invalid				
		1	DI	IOPWR	On	Valid	-			
NOTE: "1" – VD	DU	1 "0" VCCI	loval							

NOTE: "1" = VDDI level, "0" = VSSI level.

10/28/2011 21 Version 0.8



NT35510

# 4.7 Driver Output Pins

Symbol	I/O	Description					
S1 ~ S1440	0	Pixel electrode driving output.					
GOUT1 ~ GOUT32	0	Gate control signals for panel. The swing voltage level is VGHO to VGLO					
SDUM0~3	0	O Dummy Source, leave it Open if not used					
VGHO	0	High voltage level for gate control signals and gate circuit of panel.					
VGLO	0	Low voltage level for gate control signals and gate circuit of panel.					
LVGL O Low voltage level for gate circuit of panel.							
VCOM	0	Regulator output for common voltage of panel. Connect a capacitor for stabilization.					



# 4.8 DC/DC Converter Pins

Symbol	I/O	Description
AVDD	0	Output voltage from step-up circuit 1, generated from VDDB. Connect a capacitor for stabilization.
AVEE	0	Output voltage from step-up circuit 2, generated from VDDB.  Connect a capacitor for stabilization.
VCL	0	Output voltage from step-up circuit 3, generated from VDDB.  Connect a capacitor for stabilization.
VGH	0	Output voltage from step-up circuit 4. Connect a capacitor for stabilization.
VGLX	0	Output voltage from step-up circuit 5. Connect a capacitor for stabilization.
VGL	_	Substrate voltage for driver IC. Please connect VGL to VGLX.
C11P, C11N C12P, C12N C13P, C13N C14P, C14N	0	Capacitor connection pins for the step-up circuit which generate AVDD.  Connect capacitor as requirement. When not in used, please open these pins.
C21P, C21N C22P, C22N C23P, C23N C24P, C24N	0	Capacitor connection pins for the step-up circuit which generate AVEE.  Connect capacitor as requirement. When not in used, please open these pins.
C31P, C31N C32P, C32N	0	Capacitor connection pins for the step-up circuit which generate VCL.  Connect capacitor as requirement.
C41P, C41N	6	Capacitor connection pins for the step-up circuit which generate VGH.  Connect capacitor as requirement.
C51P, C51N	0	Capacitor connection pins for the step-up circuit which generate VGLX.  Connect capacitor as requirement.
VRGH	0	Output voltage generated from AVDD. Connect a capacitor for stabilization. When not in use, please open this pin.
VGL_REG	0	Output voltage generated from VGLX. LDO output used for panel voltage. Connect a capacitor for stabilization. When not in use, please open this pin.
EXTP	0	PFM1 control output for DC/DC converter to generate AVDD. Connect to gate of external NMOS device. When not in use, please open this pin.
EXTN	0	PFM2 control output for DC/DC converter to generate AVEE. Connect to gate of external PMOS device. When not in use, please open this pin.
CSP	I	Current sensing input for PFM1 DC/DC converter (generate AVDD). When not in use, please connect to VSSB.
CSN	1	Current sensing input for PFM2 DC/DC converter (generate AVEE). When not in use, please connect to VSSB.
VREF_PWR	0	Regulator output for power voltage. Connect a capacitor for stabilization.
VREFCP	0	Reference voltage for internal voltage generating circuit. Connect capacitor for stabilization.

10/28/2011 23 Version 0.8





Symbol	I/O	Description
VGMP	0	Output voltage generated from AVDD. LDO output for positive gamma high voltage generator.
VGSP	0	Output voltage generated from AVDD. LDO output for positive gamma low voltage generator.
VGMN	0	Output voltage generated from AVEE. LDO output for negative gamma high voltage generator.
VGSN	0	Output voltage generated from AVEE. LDO output for negative gamma low voltage generator.



10/28/2011 24 Version 0.8



NT35510

# 4.9 LABC and CABC Control Pins

Symbol	I/O	Description
LEDON	0	This pin is connect to the external LED driver. It is a LED driver control signal which is used for turning ON/OFF the LED backlight. If not used, please open this pin.
LEDPWM	0	This pin is connect to the external LED driver.  It is a PWM type control signal for brightness of the LED backlight. The width of LEDPWM signal is set from 256 values between 0% (Low) and 100% (High)  If not used, please open this pin.



10/28/2011 25 Version 0.8







# 4.10 Test Pins

Symbol	I/O	Description
PADA1 PADA2 PADA3 PADA4 PADB1 PADB2 PADB3 PADB4	I/O	- These test pins for chip attachment detection. PADA1 to PADA4 are output pins and PADB1 to PADB4 are input pins For normal operation: Connect PADA1 and PADB1 together by ITO trace. Connect PADA2 and PADB2 together by ITO trace. Connect PADA3 and PADB3 together by ITO trace. Connect PADA4 and PADB4 together by ITO trace.
CONTACT1A, CONTACT1B, CONTACT2A, CONTACT2B	I/O	- Test pin, for test bonding quality, IC internal will connect CONTACT1A with CONTACT1B, CONTACT2A with CONTACT2B
AVSS_AVDD	Ι	Test pin, must be connected to AVSS
AVEE_AVSS	I	Test pin, must be connected to AVEE
VCL_VDDB	-	Test pin, must be connected to VCL
VCL_AVSS	Ι	Test pin, must be connected to VCL
VGMN_VGMP	ı	Test pin, must be connected to VGMN
VGSN_VGSP	I	Test pin, must be connected to VGSN
KBBC	0	Test pin, not accessible to user. Must be left open.
TEST0~7	1/0	Test pin, not accessible to user. Must be left open.
OSC_TEST	9	Test pin, not accessible to user, Must left open
VDDI_OPT1~2	0	Use them to fix the electrical potentials of unused interface pins and fixed pins. When not in use, leave it open.
VSSI_OPT1	0	Use them to fix the electrical potentials of unused interface pins and fixed pins. When not in use, leave it open.
VSSIDUM0~106	0	-These pins are dummy with VSSI potential (not have any function inside)Signal traces can't pass through on glass under these pads.





#### **5 FUNCTIONAL DESCRIPTION**

#### 5.1 MPU Interface

NT35510 can interface with MPU at high speed. However, if the interface cycle time is faster than the limit, MPU needs to have dummy wait(s) to meet the cycle time limit.

#### 5.1.1 Interface Type Selection

The selection of a given interfaces are done by setting IM3, IM2, IM1 and IM0 pins as show in *Table 5.1.1* 

Table 5.1.1 Interface Type Selection

IM3	IM2	IM1	IMO	SRAM	Register				
0	0	0	0	80-series 8-bit MPU interface, D[7:0]	80-series 8-bit MPU interface, D[7:0]				
0	0	0	1	80-series 16-bit MPU interface, D[15:0]	80-series 16-bit MPU interface, D[15:0]				
0	0	1	0	80-series 18-bit MPU interface, D[17:0]	80-series 18-bit MPU interface, D[17:0]				
0	0	1	0	80-series 24-bit MPU interface, D[23:0]	80-series 24-bit MPU interface, D[23:0]				
0	0	1	1	RGB interface, D[23:0]	16-bit SPI, SDI/SDO serial data, SCL rising trigger				
1	0	1	1	RGB interface, D[23:0]	16-bit SPI, SDI/SDO serial data, SCL falling trigger				
0	1	0	0	RGB interface, D[23:0]	I2C interface, I2C_SDA serial data				
0	1	0	1	MIPI DSI, HSSI_D0_P/N, HSSI_D1_P/N	MIPI DSI, HSSI_D0_P/N, HSSI_D1_P/N				
0	1	1	0	MDDI, HSSI_D0_P/N, HSSI_D1_P/N	MDDI, HSSI_D0_P/N, HSSI_D1_P/N SPI, SDI/SDO serial data, SCL rising trigger				
1	1	1	0	MDDI, HSSI_D0_P/N, HSSI_D1_P/N	MDDI, HSSI_D0_P/N, HSSI_D1_P/N SPI, SDI/SDO serial data, SCL falling trigger				
0	1	1	1	MDDI, HSSI_D0_P/N, HSSI_D1_P/N	MDDI, HSSI_D0_P/N, HSSI_D1_P/N I2C interface, I2C_SDA serial data				
Note:	Note: "X" = Don't care.								
M									

10/28/2011 27 Version 0.8



NT35510

#### 5.1.2 80-series MPU Interface

The MCU uses an 11-wires 8-data or 19-wires 16-data or 27-wires 24-data parallel interface.

The chip-select CSX (active low) enables and disables the parallel interface. WRX is the parallel data write, RDX is the parallel data read and D[23:0] is parallel data.

The Graphics Controller Chip reads the data at the rising edge of WRX signal. The D/CX is the data/command flag. When D/CX='1', D[23:0] bits are display RAM data or command parameters. When D/C='0', D[23:0] bits are commands.

The 8080-series bi-directional interface can be used for communication between the micro controller and LCD driver chip. Interface bus width can be selected with IM3,IM2, IM1 and IM0.

The interface functions of 80-series parallel interface are given in *Table 5.1.2*.

Table 5.1.2 Parallel interface function (80-Series)

IM3	IM2	IM1	IMO	Interface	D/CX	RDX	WRX	Function
					0	1	1	Write 16-bit command, D[7:0]
0	0	0	0	8-bit Parallel	1	1	<b>1</b>	Write 16/18/24-bit display data or 16-bit parameter, D[7:0]
U	U	U	U	0-DIL FAIAIIEI	1	<b>↑</b>	1	Read 16/18/24-bit display data, D[7:0]
					1	1	1	Read 16-bit parameter or status, D[7:0]
					0	1	<b>↑</b>	Write 16-bit command, D[15:0]
0	0	0	1	16-bit Parallel	1	_1//	1	Write 16/18/24-bit display data or 16-bit parameter, D[15:0]
U		U		To-bit Parallel	1(	1	1	Read 16/18/24-bit display data, D[15:0]
					1	1	3	Read 16-bit parameter or status, D[15:0]
					0	1	1	Write 16-bit command, D[23:0]
0	0 0 1	1		24-bit Parallel	13	1	1	Write 16/18/24-bit display data or 16-bit parameter, D[23:0]
ľ		a'			1	1	(1	Read 16/18/24-bit display data, D[23:0]
				110	4	1	1/	Read 16-bit parameter or status, D[23:0]
M		))	श्री ग	MO)				

10/28/2011 28 Version 0.8



#### **5.1.2.1 WRITE CYCLE SEQUENCE**

The write cycle means that the host writes information (command or/and data) to the display via the interface. Each write cycle (WRX high-low-high sequence) consists of 3 control (D/CX, RDX, WRX) and data signals (D[23:0]). D/CX bit is a control signal, which tells if the data is a command or a data. The data signals are the command if the control signal is low (='0') and vice versa it is data (='1').




Fig. 5.1.1 80-Series WRX protocol




Fig. 5.1.2 80-Series parallel bus protocol, write to register or display RAM

10/28/2011 29 Version 0.8



#### **5.1.2.2 READ CYCLE SEQUENCE**

The read cycle (RDX high-low-high sequence) means that the host reads information from display via interface. The display sends data (D[17:0]) to the host when there is a falling edge of RDX and the host reads data when there is a rising edge of RDX.




Fig. 5.1.3 80-Series RDX protoco




Fig. 5.1.4 80-Series parallel bus protocol, read from register or display RAM

10/28/2011 30 Version 0.8



NT35510

# 5.1.2.3 8-BIT PARALLEL INTERFACE FOR DATA RAM WRITE

Different display data formats are available for three color depths supported by the LCM listed below.


Register	D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Register
Command	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	0	0	1	0	1	1	0	0	2Ch
	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	0	0	0	0	0	0	0	0	00h
3A00h	D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Color
0005h	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	R4	R3	R2	R1	R0	G5	G4	G3	65K-Color
	х	х	х	Х	х	х	х	х	х	х	х	х	х	Х	х	х	G2	G1	G0	B4	В3	B2	B1	B0	65K-Color
0006h	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	R5	R4	R3	R2	R1	R0	Х	Х	262K-Color
	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	G5	G4	G3	G2	G1	G0	Х	Х	
	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	B5	B4	В3	B2	B1	B0	Х	Х	
0007h	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	R7	R6	R5	R4	R3	R2	R1	R0	16.7M-Color
	х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	G7	G6	G5	G4	G3	G2	G1	G0	
	х	х	х	X	х	X	Х	X	х	X	х	х	х	х	Х	Х	В7	В6	B5	B4	В3	B2	B1	B0	n



10/28/2011 31 Version 0.8



NT35510




#### NOTES:

- 1. 2 times transfer is used to transmit 1 pixel data with the 16-bit color depth information.
- 2. The most significant bits are Rx4, Gx5 and Bx4.
- 3. The least significant bits are Rx0, Gx0 and Bx0.



NT35510




#### NOTES:

- 1. 3 times transfer is used to transmit 1 pixel data with the 18-bit color depth information.
- 2. The most significant bits are Rx5, Gx5 and Bx5.
- 3. The least significant bits are Rx0, Gx0 and Bx0.



NT35510

- 16M colors, RGB is 8-8-8-bit pixel data input



#### NOTES:

- 1. 3 times transfer is used to transmit 1 pixel data with the 24-bit color depth information.
- 2. The most significant bits are Rx7, Gx7 and Bx7.
- 3. The least significant bits are Rx0, Gx0 and Bx0.



NT35510


#### 5.1.2.4 16-BIT PARALLEL INTERFACE FOR DATA RAM WRITE

Different display data formats are available for three color depths supported by the LCM listed below.

			D 0 4	D 0.0	D 40	D 40	D 4 =	D 4.0															_	_	
Register	D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12	11ט	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Register
Command	Х	Х	Х	Х	Х	Х	Х	Х	0	0	1	0	1	1	0	0	0	0	0	0	0	0	0	0	2C00h
3A00h	D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Color
0005h	Х	Х	Х	Х	Х	Х	Х	Х	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B4	В3	B2	B1	B0	65K-Color
	Х	Х	Х	Х	Х	Х	Х	Х	R5	R4	R3	R2	R1	R0	Х	Х	G5	G4	G3	G2	G1	G0	Х	Х	
0006h	Х	Х	Х	Х	Х	Х	Х	Х	B5	B4	В3	B2	B1	B0	Х	Х	R5	R4	R3	R2	R1	R0	Х	Х	262K-Color
	Х	Х	Х	Х	Х	Х	Х	Х	G5	G4	G3	G2	G1	G0	Х	Х	B5	B4	В3	B2	B1	B0	Х	Х	
	Х	Х	Х	Х	Х	Х	Х	Х	R7	R6	R5	R4	R3	R2	R1	R0	G7	G6	G5	G4	G3	G2	G1	G0	
0007h	х	Х	Х	Х	Х	х	Х	х	B7	B6	B5	B4	В3	B2	B1	B0	R7	R6	R5	R4	R3	R2	R1	R0	16.7M-Color
	х	х	Х	Х	Х	Х	Х	Х	G7	G6	G5	G4	G3	G2	G1	G0	B7	В6	B5	B4	В3	B2	В1	B0	




10/28/2011 35 Version 0.8



- 1. In one transfer (D15 to D0), 1 pixel data transmitted with the 16-bit color depth information.
- 2. The most significant bits are Rx4, Gx5 and Bx4.
- 3. The least significant bits are Rx0, Gx0 and Bx0.


10/28/2011 36 Version 0.8





- 1. 3 times transfer is used to transmit 2 pixel data or 2 times transfer is used to transmit 1 pixel data with the 18-bit color depth information.
- 2. The most significant bits are Rx5, Gx5 and Bx5.
- 3. The least significant bits are Rx0, Gx0 and Bx0.

10/28/2011 37 Version 0.8



- 1. 3 times transfer is used to transmit 2 pixel data or 2 times transfer is used to transmit 1 pixel data with the 24-bit color depth information.
- 2. The most significant bits are Rx7, Gx7 and Bx7.
- 3. The least significant bits are Rx0, Gx0 and Bx0.

10/28/2011 38 Version 0.8



NT35510

## 5.1.2.5 24-BIT PARALLEL INTERFACE FOR DATA RAM WRITE


Different display data formats are available for three color depths supported by the LCM listed below.

Register	D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Register
Command	Х	Х	Х	Х	Х	Х	Х	Х	0	0	1	0	1	1	0	0	0	0	0	0	0	0	0	0	2C00h
3A00h	D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Color
0005h	Х	Х	Х	Х	Х	Х	Х	Х	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B4	В3	B2	B1	B0	65K-Color
0006h	Х	Х	Х	Х	Х	Х	R5	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B5	B4	В3	B2	B1	B0	262K-Color
0007h	R7	R6	R5	R4	R3	R2	R1	R0	G7	G6	G5	G4	G3	G2	G1	G0	B7	B6	B5	B4	В3	B2	B1	B0	16.7M-Color



10/28/2011 39 Version 0.8






- 1. In one transfer (D15 to D0), 1 pixel data transmitted with the 16-bit color depth information.
- 2. The most significant bits are Rx4, Gx5 and Bx4.
- 3. The least significant bits are Rx0, Gx0 and Bx0.

10/28/2011 40 Version 0.8






- 1. In one transfer (D17 to D0), 1 pixel data transmitted with the 18-bit color depth information.
- 2. The most significant bits are Rx5, Gx5 and Bx5.
- 3. The least significant bits are Rx0, Gx0 and Bx0.

10/28/2011 41 Version 0.8

With respect to the information represented in this document, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.





- 1. In one transfer (D23 to D0), 1 pixel data transmitted with the 24-bit color depth information.
- 2. The most significant bits are Rx7, Gx7 and Bx7.
- 3. The least significant bits are Rx0, Gx0 and Bx0.

10/28/2011 42 Version 0.8




NT35510

### 5.1.2.6 8-BIT PARALLEL INTERFACE FOR DATA RAM READ

The read data for RGB is 8-8-8-bit output as below.

Register	D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Register
Command	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	0	0	1	0	1	1	1	0	2Eh
Communa	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	0	0	0	0	0	0	0	0	00h
	D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Color
Read	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	R7	R6	R5	R4	R3	R2	R1	R0	
Data	х	Х	Х	х	Х	Х	Х	х	х	х	Х	Х	Х	х	Х	Х	G7	G6	G5	G4	G3	G2	G1	G0	16.7M-Color
	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	х	Х	Х	B7	B6	B5	B4	В3	B2	B1	B0	






NT35510

### 5.1.2.7 16-BIT PARALLEL INTERFACE FOR DATA RAM READ

The read data for RGB is 8-8-8-bit output as below.

Register	D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Register
Command	Х	Х	Х	Х	Х	Х	Х	Х	0	0	1	0	1	1	1	0	0	0	0	0	0	0	0	0	2E00h
Bood	D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Color
Read Data	Х	Х	Х	Х	Х	Х	Х	Х	R7	R6	R5	R4	R3	R2	R1	R0	G7	G6	G5	G4	G3	G2	G1	G0	16.7M-Color
Data	Х	Х	Х	х	Х	Х	Х	Х	B7	B6	B5	B4	ВЗ	B2	B1	B0	Х	Х	Х	Х	Х	Х	Х	Х	10.7 IVI-COTOR



10/28/2011 44 Version 0.8




NT35510

### 5.1.2.8 24-BIT PARALLEL INTERFACE FOR DATA RAM READ

The read data for RGB is 8-8-8-bit output as below.

Register	D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Register
Command	х	Х	Х	х	Х	Х	х	Х	0	0	1	0	1	1	1	0	0	0	0	0	0	0	0	0	2E00h
Read	D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Color
Data								R0	G7	G6	G5	G4	G3	G2	G1	G0	B7	B6	B5	B4	В3	B2	B1	B0	16.7M-Color



10/28/2011 45 Version 0.8







#### 5.1.3 Serial Interface

The selection of this interface is done by IM3, IM2, IM1 and IM0.

The serial interface can select IM3 = 0 or 1 to decide the trigger edge of serial clock (SCL) is rising edge or falling edge. The serial interface is used to communication between the micro controller and the LCD driver chip. It contains CSX (chip select), SCL (serial clock), SDI (serial data input) and SDO (serial data output). Serial clock (SCL) is used for interface with MPU only, so it can be stopped when no communication is necessary. If the host places the SDI line into high-impedance state during the read intervals, then the SDI and SDO can be tied together.

### **5.1.3.1 WRITE MODE**

The write mode of the interface means the micro controller writes commands and data to the NT35510. The serial interface is initialized when CSX is high. In this state, SCL clock pulse or SDI data have no effect. A falling edge on CSX enables the serial interface and indicates the start of data transmission.

When CSX is high, SCL clock is ignored. During the high time of CSX the serial interface is initialized. At the falling CSX edge, SCL can be high or low (see *Fig. 5.1.5*). SDI/SDO are sampled at the rising edge of SCL. R/W indicates, whether the byte is read command (R/W = '1') or write command (R/W = '0'). It is sampled when first rising SCL edge. If CSX stays low after the last bit of command/data byte, the serial interface expects the R/W bit of the next byte at the next rising edge of SCL.

10/28/2011 46 Version 0.8






Fig. 5.1.5 Serial bus protocol for register write mode

10/28/2011 47 Version 0.8





#### **5.1.3.2 READ MODE**

The read mode of the interface means that the micro controller reads register value from the NT35510. To do so the micro controller first has to send a command and then the following byte is transmitted in the opposite direction. After that CSX is required to go high before a new command is send (see *Fig. 5.1.6*). The NT35510 samples the SDI (input data) at the rising edges, but shifts SDO (output data) at the falling SCL edges. Thus the micro controller is supported to read data at the rising SCL edges. After the read status command has been sent, the SDI line must be set to tri-state no later than at the falling SCL edge of the last bit. For the memory data read, a dummy clock cycle is needed (16 SCL clocks) to wait the memory data send out in SPI interface. But it doesn't need any dummy clock when execute the command data read.








Fig. 5.1.6 Serial bus protocol for register read mode

10/28/2011 49 Version 0.8



NT35510


### 5.1.3.3 SERIAL INTERFACE FOR DATA RAM WRITE

The serial interface is used with RGB interface (IM[2:0]="011") or MDDI interface (IM[2:0]="110"). In RGB+SPI interface, the data RAM write function for SPI is valid when bit ICM="1" (command B300h of page 0). In MDDI+SPI interface, the data RAM write function for SPI is valid when MDDI is not writing data to RAM. Different display data formats are available for three color depths supported by the LCM listed below:






- 65K colors, RGB is 5-6-5-bit pixel data input (parameter of command 3A00h is 0x0005)



10/28/2011 51 Version 0.8




- 262K colors, RGB is 6-6-6-bit pixel data input (parameter of command 3A00h is 0x0006)



10/28/2011 52 Version 0.8



- 16.7M colors, RGB is 8-8-8-bit pixel data input (parameter of command 3A00h is 0x0007)




10/28/2011 53 Version 0.8



### 5.1.3.4 SERIAL INTERFACE FOR DATA RAM READ

The read data RGB is 8-8-8-bit output as below.



10/28/2011 54 Version 0.8



### 5.2 I2C Interface

The I2C-bus is for bi-directional, two-line communication between different ICs or modules. The two lines are the Serial Data line (I2C\_SDA) and the Serial Clock Line (I2C\_SCL). Both lines must be connected to a positive supply via pull-up resistors. Data transfer can be initiated only when the bus is not busy. Each byte of eight bits is followed by an acknowledge bit. The acknowledge bit is a LOW level signal put on the bus by the transmitter during which time the master generates an extra acknowledgement related clock pulse. A slave receiver which is addressed must generate an acknowledgement after the reception of each byte. Also a master receiver must generate an acknowledgement after the reception of each byte that has been clocked out of the slave transmitter.

### (a) I2C-Bus Protocol:

Before any data is transmitted on the I2C-bus, the device, which should respond is addressed first. There are four slave address can be selected by MCU. The slave addressing is always carried out with the first byte transmitted after the START procedure.




Fig. 5.2.1 Definition of I2C-Bus Protocol

#### (b) Definitions:

- Transmitter: The device which sends the data to the bus.
- Receiver: The device which receives the data from the bus.
- Master: The device which initiates a transfer, generates clock signals and terminates a transfer.
- Slave: The device addressed by a master.
- Multi-master: More than one master can attempt to control the bus at the same time without corrupting the message.
- Arbitration: Procedure to ensure that, if more than one master simultaneously tries to control the bus, only one is allowed to do so and the message is not corrupted.
- Synchronization: Procedure to synchronize the clock signals of two or more devices.




Fig. 5.2.2 System Configuration

10/28/2011 55 Version 0.8



NT35510

#### 5.2.1 Slave Address of I2C

NT35510 supports two slave addresses, 1001100, 1001101 after the START procedure via I2C bus for MCU usage .There are 1 hard pin, I2C\_SA0 to determine the difference slave address. The slave address selection is described as the following table. The I2C interface address is selected from the external MPU.

I2C_SA0	Slave Address	Notes
0	1001100	0000xxx and 1111xxx: Reversed
1	1001101	

### 5.2.2 Register Write Sequence of I2C Interface

NT35510 supports register write sequence via I2C-bus transfer. The detail transference sequences are illustrated and described as below.

- (1) Data transfers for register writing follow the format is shown in Fig.5.2.2.
- (2) After the START condition (S), a slave address is sent. R/W bit is setting to "zero" for WRITE.
- (3) The slave issues an ACK to master.
- (4) 16 bits register high byte address transfer first. Then transfer the register low byte address.
- (5) 16 bits register high byte data of parameter transfer first. Then transfer the register low byte data parameter.
- (6) A data transfer is always terminated by a STOP condition.




Fig. 5.2.3 Register Writing Timing of I2C Interface

## 5.2.3 RAM Data Write Sequence of I2C Interface


NT35510 supports sequential RAM data writing via I2C-Bus. NT35510 will increase the RAM address automatic by window address when the Host MCU write the RAM data via this way. The transfer protocol of window address setting can refer to the 5.2.3 Register Write Sequence. Different display data formats are available for three color depths supported by the LCM.

The sequential RAM writing timing is shown in below.

10/28/2011 56 Version 0.8




NT35510






NT35510



10/28/2011 58 Version 0.8



NT35510



10/28/2011 59 Version 0.8



NT35510

### 5.2.4 Register Read Sequence of I2C Interface

NT35510 supports register read sequence via I2C-bus transfer. Register data reading transfers follow the format and is shown in Fig.5.2.4.




Fig. 5.2.4 Register Reading Timing of I2C Interface

## 5.2.5 RAM Data Read Sequence of I2C Interface

NT35510 supports RAM data read function for I2C interface.


The master MCU need to send the RAM address of reading first and transfer protocol can refer to the 5.2.3 Register Write Sequence. Then the master MCU need to send the RAM data read register "2E00h" to NT35510. And finally, the MCU can send the following RAM data reading timing to feedback single RAM data value by one complete I2C packet.

The RAM data reading timing is shown in below.

10/28/2011 60 Version 0.8



NT35510




W: Write Bit, where W="0"
R: Read Bit, where R="1"
ACK: Acknowledge Bit, where ACK="0"
NACK: Non-acknowledge Bit, where NACK="1"

SA[6:0]: Slave Address
ADD[15:0]: Register Address, where ADD[15:0]="0x2E00"
R1[4:0], R2[4:0], , Rn[4:0]: The red color data of each pixel
G1[5:0], G2[5:0], , Gn[5:0]: The green color data of each pixel
B1[4:0], B2[4:0], , Bn[4:0]: The blue color data of each pixel

10/28/2011 61 Version 0.8



NT35510




W: Write Bit, where W="0"
R: Read Bit, where R="1"
ACK: Acknowledge Bit, where ACK="0"
NACK: Non-acknowledge Bit, where NACK="1"

SA[6:0]: Slave Address
ADD[15:0]: Register Address, where ADD[15:0]="0x2E00"
R1[5:0], R2[5:0], , Rn[5:0]: The red color data of each pixel
G1[5:0], G2[5:0], , Gn[5:0]: The green color data of each pixel
B1[5:0], B2[5:0], , Bn[5:0]: The blue color data of each pixel

10/28/2011 62 Version 0.8



NT35510



10/28/2011 63 Version 0.8





### 5.3 MIPI Interface

The Display Serial Interface standard defines protocols between a host processor and peripheral devices that adhere to MIPI Alliance standards for mobile device interfaces. The DSI standard builds on existing standards by adopting pixel formats and command set defined in MIPI Alliance standards.

DSI-compliant peripherals support either of two basic modes of operation: Command Mode and Video Mode. Which mode is used depends on the architecture and capabilities of the peripheral. The mode definitions reflect the primary intended use of DSI for display interconnect, but are not intended to restrict DSI from operating in other applications.

Typically, a peripheral is capable of Command Mode operation or Video Mode operation. Some Video Mode display modules also include a simplified form of Command Mode operation in which the display module may refresh its screen from a reduced-size, or partial, frame buffer, and the interface (DSI) to the host processor may be shut down to reduce power consumption.

Command Mode refers to operation in which transactions primarily take the form of sending commands and data to a peripheral, such as a display module, that incorporates a display controller. The display controller may include local registers and a frame buffer. Systems using Command Mode write to, and read from, the registers and frame buffer memory. The host processor indirectly controls activity at the peripheral by sending commands, parameters and data to the display controller. The host processor can also read display module status information or the contents of the frame memory. Command Mode operation requires a bidirectional interface.


Video Mode refers to operation in which transfers from the host processor to the peripheral take the form of a real-time pixel stream. In normal operation, the display module relies on the host processor to provide image data at sufficient bandwidth to avoid flicker or other visible artifacts in the displayed image. Video information should only be transmitted using High Speed Mode. Some Video Mode architectures may include a simple timing controller and partial frame buffer, used to maintain a partial-screen or lower-resolution image in standby or Low Power Mode. This permits the interface to be shut down to reduce power consumption. To reduce complexity and cost, systems that only operate in Video Mode may use a unidirectional data path.

Configuration:

Lane Pair	MCU (Master) Display Module (Slave)
Clock Lane	Unidirectional Lane ■ Clock Only ■ Escape Mode(ULPS Only)
Data Lane 0	Bi-directional Lane ■ Forward High-Speed ■ Bi-directional Escape Mode ■ Bi-directional LPDT
Data Lane 1	Unidirectional Lane ■ Forward High-Speed ■ Escape Mode (ULPM only) ■ No LPDT



## 5.3.1 Display Module Pin Configuration for DSI



10/28/2011 65 Version 0.8



NT35510

### 5.3.2 Display Serial Interface (DSI)

#### 5.3.2.1 GENERAL DESCRIPTION

Communication sequences between the MCU and the display module are described on chapter "5.3.2.3.3 Communication Sequences".

The communication can be separated 2 different levels between the MCU and the display module:

- Low level communication what is done on the interface level
- High level communication what is done on the packet level

#### **5.3.2.2 INTERFACE LEVEL COMMUNICATION**

#### 5.3.2.2.1 GENERAL

The display module uses data and clock lane differential pairs for DSI (DSI-1M). Both differential lane pairs can be driven Low Power (LP) or High Speed (HS) mode.

Low Power mode means that each line of the differential pair is used in single end mode and a differential receiver is disable (A termination resistor of the receiver is disable) and it can be driven into a low power mode.

High Speed mode means that differential pairs (The termination resistor of the receiver is enable) are not used in the single end mode. There are used different modes and protocol in each mode when there is wanted to transfer information from the MCU to the display module and vice versa.

The State Codes of the High Speed (HS) and Low Power (LP) lane pair are defined below.

Lane Pair	Line DC Vo	Itage Levels	High Speed(HS)	Low-Pov	wer(LP)
State Code	Dn+ -line	Dnline	Burst Mode	Control Mode	Escape Mode
HS-0	Low (HS)	High (HS)	Differential-0	Note 1	Note 1
HS-1	High (HS)	Low (HS)	Differential-1	Note 1	Note 1
LP-00	Low (LP)	Low (LP)	Not Defined	Bridge	Space
LP-01	Low (LP)	High (LP)	Not Defined	HS-Request	Mark-0
LP-10	High (LP)	Low (LP)	Not Defined	LP-Request	Mark-1
LP-11	High (LP)	High (LP)	Not Defined	Stop	Note 2

#### NOTES:

- 1. Low-Power Receivers (LP-Rx) of the lane pair are checking the LP-00 state code, when the Lane Pair is in the High Speed (HS) mode.
- 2. If Low-Power Receivers (LP-Rx) of the lane pair recognizes LP-11 state code, the lane pair returns to LP-11 of the Control Mode.


10/28/2011 66 Version 0.8



#### **5.3.2.2.2 DSI-CLK LANES**

DSI-CLK+/- lanes can be driven into three different power modes: Low Power Mode (LPM), Ultra Low Power Mode (ULPM) or High Speed Clock Mode (HSCM). Clock lanes are in a single end mode (LP = Low Power) when there is entering or leaving Low Power Mode (LPM) or Ultra Low Power Mode (ULPM). Clock lanes are in the single end mode (LP = Low Power) when there is entering in or leaving out High Speed Clock Mode (HSCM). These entering and leaving protocols are using clock lanes in the single end mode to generate an entering or leaving sequences.

The principle flow chart of the different clock lanes power modes is illustrated below.



**Clock Lanes Power Mode** 






## **5.3.2.2.2.1 LOW POWER MODE (LPM)**


DSI-CLK+/- lanes can be driven to the Low Power Mode (LPM), when DSI-CLK lanes are entering LP-11 State Code, in three different ways:

- 1) After SW Reset, HW Reset or Power On Sequence =>LP-11
- 2) After DSI-CLK+/- lanes are leaving Ultra Low Power Mode (ULPM, LP-00 State Code) =>LP-10 =>LP-11 (LPM). This sequence is illustrated below.




# From ULPM to LPM

3) After DSI-CLK+/- lanes are leaving High Speed Clock Mode (HSCM, HS-0 or HS-1 State Code) =>HS-0 =>LP-11 (LPM). This sequence and all three mode changes are illustrated below.



From High Speed Clock Mode (HSCM) to LPM






All Three Mode Change to LPM on the Flow Chart

10/28/2011 69 Version 0.8



## 5.3.2.2.2.2 ULTRA LOW POWER MODE (ULPM)

DSI-CLK+/- lanes can be driven to the Ultra Low power Mode (ULPM), when DSI-CLK lanes are entering LP-00 State Code. The only entering possibility is from the Low Power Mode (LPM, LP-11 State Code) =>LP-10 =>LP-00 (ULPM). This sequence is illustrated below.




Mode Change from LPM to ULPM on the Flow Chart

10/28/2011 70 Version 0.8



### 5.3.2.2.3 HIGH SPEED CLOCK MODE (HSCM)

DSI-CLK+/- lanes can be driven to the High Speed Clock Mode (HSCM), when DSI-CLK lanes are starting to work between HS-0 and HS-1 State Codes. The only entering possibility is from the Low Power Mode (LPM, LP-11 State Code) =>LP-01 =>LP-00 =>HS-0 =>HS-0/1 (HSCM). This sequence is illustrated below.




Mode Change from LPM to HSCM on the Flow Chart

10/28/2011 71 Version 0.8



The high speed clock (DSI-CLK+/-) is started before high speed data is sent via DSI-Dn+/- lanes. The high speed clock continues clocking after the high speed data sending has been stopped.



## **High Speed Clock Burst**

10/28/2011 72 Version 0.8



#### **5.3.2.2.3 DSI-DATA LANES**

#### 5.3.2.2.3.1 GENERAL

DSI-D0+/- Data Lanes can be driven in different modes which are:

- Escape Mode
- High-Speed Data Transmission
- Bus Turnaround Request

These modes and their entering codes are defined on the following table.

meet meast and men entering et	ace are actified on the renowing table.	
Mode	Entering Mode Sequence	Leaving Mode Sequence
Escape Mode	LP-11=>LP-10=>LP-00=>LP-01=>LP-00	LP-00=>LP-10=>LP-11(Mark-1)
High-Speed Data Transmission	LP-11=>LP-01=>LP-00=>HS-0	(HS-0 or HS-1) =>LP-11
Bus Turnaround Request	LP-11=>LP-10=>LP-00=>LP-10=>LP-00	High-Z

#### Notes:

- 1. DSI-D0+/- data lanes are used.
- 2. More information on section "Bus Turnaround (BTA)"

#### **5.3.2.2.3.2 ESCAPE MODES**

Data lanes (DSI-D0+/-) can be used in different Escape Modes when data lanes are in Low Power (LP) mode.


These Escape Modes are used to:

- Send "Low-Power Data Transmission" (LPDT) e.g. from the MCU to the display module
- Drive data lanes to "Ultra-Low Power State" (ULPS)
- Indicate "Remote Application Reset" (RAR), which is reset the display module
- Indicate "Tearing Effect" (TEE), which is used for a TE trigger event from the display module to the MCU
- Indicate "Acknowledge" (ACK), which is used for a non-error event from the display module to the MCU

The basic sequence of the Escape Mode is as follow

- Start: LP-11
- Escape Mode Entry (EME): LP-11 =>LP-10 =>LP-00 =>LP-01 =>LP-00
- Escape Command (EC), which is coded, when one of the data lanes is changing from low-to-high-to-low then this changed data lane is presenting a value of the current data bit (DSI-D0+ = 1, DSI-D0- = 0) e.g. when DSI-D0- is changing from low-to-high-to-low, the receiver is latching a data bit, which value is logical 0. The receiver is using this low-to-high-to-low transition for its internal clock.
- A load if it is needed
- Exit Escape (Mark-1) LP-00 =>LP-10 =>LP-11
- End: LP-11

This basic construction is illustrated below:



**General Escape Mode Sequence** 



NT35510

The number of the different Escape Commands (EC) is eight. These eight different escape commands (EC) can be divided 2 different groups: Mode or Trigger. The MCU is informing to the display module that it is controlling data lanes (DSI-D0+/-) with the mode e.g. The MCU can inform to the display module that it can put data lanes in the low power mode. The MCU is waiting from the display module event information, which has been set by the MCU, with the trigger e.g. when the display module reaches a new V-synch, the display module sent to the MCU a TE trigger (TEE), if the MCU has been requested it.

Escape commands are defined on the next table.

This basic construction is illustrated below:

Escape Command	Command Type Mode/Trigger	Entry Command Pattern (First Bit => Last Bit Transmitted)	Dn	D0
Low-Power Data Transmission	Mode	1110 0001 <sub>bin</sub>	Ŋ	X
Ultra-Low Power Mode	Mode	0001 1110 <sub>bin</sub>	X	X
Underfined-1, Note 1	Mode	1001 1111 <sub>bin</sub>	I / I	-
Underfined-2, Note 1	Mode	1101 1110 <sub>bin</sub>	-771	-
Remote Application Reset	Trigger	0110 0010 <sub>bin</sub>	_ لا	X
Tearing Effect	Trigger	0101 1101 <sub>bin</sub>	-	X
Acknowledge	Trigger	0010 0001 <sub>bin</sub>	-	X
Unknow-5, Note 1	Trigger 🔨	1010 0000 <sub>bin</sub>	-	-

#### Notes:

- 1. This Escape command support has not been implemented on the display module
- 2. n=1.
- 3. "X"=Supported
- 4. "-"=Not Supported

10/28/2011 74 Version 0.8




#### **Low-Power Data Transmission (LPDT)**

The MCU can send data to the display module in Low-Power Data Transmission (LPDT) mode when data lanes are entering in Escape Mode and Low-Power Data Transmission (LPDT) command has been sent to the display module. The display module is also using the same sequence when it is sending data to the MCU.

The Low Power Data Transmission (LPDT) is using a following sequence:


- Start: LP-11
- Escape Mode Entry (EME): LP-11 =>LP-10 =>LP-00 =>LP-01 =>LP-00
- Low-Power Data Transmission (LPDT) command in Escape Mode: 1110 0001 (First to Last bit)
- Load (Data):
  - One or more bytes (8 bit)
  - Data lanes are in pause mode when data lanes are stopped (Both lanes are low) between bytes
- Mark-1: LP-00 => LP-10 => LP-11
- End: LP-11

This sequence is illustrated for reference purposes below:



## **Low-Power Data Transmission (LPDT)**

DSI-D0-



Pause (Example)

10/28/2011 75 Version 0.8






## **Ultra-Low Power State (ULPS)**

The MCU can force data lanes in Ultra-Low Power State (ULPS) mode when data lanes are entering in Escape Mode.

The Ultra-Low Power State (ULPS) is using a following sequence:

- Start: LP-11
- Escape Mode Entry (EME): LP-11 =>LP-10 =>LP-00 =>LP-01 =>LP-00
- Ultra-Low Power State (ULPS) command in Escape Mode: 0001 1110 (First to Last bit)
- Ultra-Low Power State (ULPS) when the MCU is keeping data lanes low
- Mark-1: LP-00 =>LP-10 =>LP-11
- End: LP-11

This sequence is illustrated for reference purposes below:



**Ultra-Low Power State (ULPS)** 








#### **Remote Application Reset (RAR)**

The MCU can inform to the display module that it should be reset in Remote Application Reset (RAR) trigger when data lanes are entering in Escape Mode.

The Remote Application Reset (RAR) is using a following sequence:

- Start: LP-11
- Escape Mode Entry (EME): LP-11 =>LP-10 =>LP-00 =>LP-01 =>LP-00
- Remote Application Reset (RAR) command in Escape Mode: 0110 0010 (First to Last bit)
- Mark-1: LP-00 =>LP-10 =>LP-11
- End: LP-11

This sequence is illustrated for reference purposes below:



Remote Application Reset (RAR)






#### **Tearing Effect (TEE)**

The display module can inform to the MCU when a tearing effect event (New V-synch) has been happen on the display module by Tearing Effect (TEE).

The Tearing Effect (TEE) is using a following sequence:

- Start: LP-11
- Escape Mode Entry (EME): LP-11 =>LP-10 =>LP-00 =>LP-01 =>LP-00
- Tearing Effect (TEE) trigger in Escape Mode: 0101 1101 (First to Last bit)
- Mark-1: LP-00 =>LP-10 =>LP-11
- End: LP-11

This sequence is illustrated for reference purposes below:



**Tearing Effect (TEE)** 






#### Acknowledge (ACK)

The display module can inform to the MCU when an error has not recognized on it by Acknowledge (ACK).

The Acknowledge (ACK) is using a following sequence:

- Start: LP-11
- Escape Mode Entry (EME): LP-11 =>LP-10 =>LP-00 =>LP-01 =>LP-00
- Acknowledge (ACK) command in Escape Mode: 0010 0001 (First to Last bit)
- Mark-1: LP-00 =>LP-10 =>LP-11
- End: LP-11

This sequence is illustrated for reference purposes below:



Acknowledge (ACK)





#### 5.3.2.2.3.3 HIGH SPEED DATA TRANSMISSION (HSDT)


## **Entering High-Speed Data Transmission (T<sub>SOT</sub> of HSDT)**

The display module is entering High-Speed Data Transmission (HSDT) when Clock lanes DSI-CLK+/- have already been entered in the High-Speed Clock Mode (HSCM) by the MCU. See more information on chapter "5.3.2.2.2.3 High-Speed Clock Mode (HSCM)".

Data lanes of the display module are entering (T<sub>SOT</sub>) in the High-Speed Data Transmission (HSDT) as follows

- Start: LP-11
- HS-Request: LP-01
- HS-Settle: LP-00 => HS-0 (Rx: Lane Termination Enable)
- Rx Synchronization: 011101 (Tx (= MCU) Synchronization: 0001 1101)
- End: High-Speed Data Transmission (HSDT) Ready to receive High-Speed Data Load

This same entering High-Speed Data Transmission (T<sub>SOT</sub> of HSDT) sequence is illustrated below



Entering High-Speed Data Transmission (T<sub>SOT</sub> of HSDT)






## **Leaving High-Speed Data Transmission (Teot of HSDT)**

The display module is leaving the High-Speed Data Transmission (T<sub>EOT</sub> of HSDT) when Clock lanes DSI-CLK+/-are in the High-Speed Clock Mode (HSCM) by the MCU and this HSCM is kept until data lanes are in LP-11 mode. See more information on chapter "5.3.2.2.2.3 High-Speed Clock Mode (HSCM)".

Data lanes of the display module are leaving from the High-Speed Data Transmission (T<sub>EOT</sub> of HSDT) as follows

- Start: High-Speed Data Transmission (HSDT)
- Stops High-Speed Data Transmission
  - MCU changes to HS-1, if the last load bit is HS-0
  - MCU changes to HS-0, if the last load bit is HS-1
- End: LP-11 (Rx: Lane Termination Disable)

This same leaving High-Speed Data Transmission (T<sub>EOT</sub> of HSDT) sequence is illustrated below




10/28/2011 81 Version 0.8



#### **Burst of the High-Speed Data Transmission (HSDT)**

The burst of the high-speed data transmission (HSDT) can consist of one data packet or several data packets. These data packets can be Long (LPa) or Short (SPa) packets. These packets are defined on chapter "5.1.9.2.3.1 Short Packet (SPa) and Long Packet (LPa) Structures".

These different burst of the High-Speed Data Transmission (HSDT) cases are illustrated for reference purposes below.



Abbreviation	Explanation
EoT	End of the Transmission
LPa	Long Packet
LP-11	Low Power Mode, Data lanes are'1's (Stop Mode)
SPa	Short Packet
SoT	Start of the Transmission

10/28/2011 82 Version 0.8






#### **Bus Turnaround (BTA)**

The MCU or display module, which is controlling DSI-D0+/- Data Lanes, can start a bus turnaround procedure when it wants information from a receiver, which can be the MCU or display module.

The MCU or display module are using the same sequence when this bus turnaround procedure is used. This sequence is described for reference purposes, when the MCU wants to do the bus turnaround procedure to the display module, as follow.

- Start (MCU):LP-11
- Turnaround Request (MCU): LP-11 → LP-10 → LP-00 → LP-10 → LP-00
- The MCU wait until the display module is starting to control DSI-D0+/- data lanes and the MCU stop to control DSI-D0+/- data lanes (=High-Z)
- The display module changes to the stop mode: LP-00  $\rightarrow$  LP-10  $\rightarrow$  LP-11

The same bus turnaround .procedure (From the MCU to the display module) is illustrated below.



**Bus Turnaround Procedure** 

MCU and the display module terms are switched on above figure, if the Bus Turnaround (BTA) is from the display module to the MCU..

10/28/2011 83 Version 0.8



#### **5.3.2.3 PACKET LEVEL COMMUNICATION**


#### 5.3.2.3.1 SHORT PACKET (SPa) AND LONE PACKET (LPa) STRUCTURE

Short Packet (SPa) and Long Packet (LPa) are always used when data transmission is done in Low Power Data Transmission (LPDT) or High-Speed Data Transmission (HSDT) modes.

The lengths of the packets are

- Short Packet (SPa): 4 bytes
- Long Packet (LPa): From 6 to 65,541 bytes

The type (SPa or LPa) of the packet can be recognized from their package headers (PH).



#### Note

Short Packet (SPa) Structure and Long Packet (LPa) Structure are presenting a single packet sending (= Includes LP-11, SoT and EoT for each packet sendings).

The other possibility is that there is not needed SoT, EoT and LP-11 between packets if packets have sent in multiple packet format e.g.

- \* LP-11 =>SoT =>SPa =>LPa =>SPa =>EoT =>LP-11
- \* LP-11 =>SoT =>SPa =>SPa =>EoT =>LP-11
- \* LP-11 =>SoT =>LPa =>LPa =>EoT =>LP-11

10/28/2011 84 Version 0.8



## 5.3.2.3.1.1 BIT ORDER OF THE BYTE ON PACKETS

The bit order of the byte, what is used on packets, is that the Least Significant Bit (LSB) of the byte is sent in the first and the Most Significant Bit (MSB) of the byte is sent in the last.

This same order is illustrated for reference purposes below.


				Οl				W	C(Le	east	Siç	gnifi	can	t By	rte)	W	C(N	lost	Sig	nifid	cant	t By	te)				EC	CC			
			29l	nex							01l	nex							00h	nex							06ł	nex			
1	0	0	1	0	1	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0	0	0
В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В
0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7
L							М	L							М	L							М	L							М
S							S	S							S	S							S	S				6	\	//	S
В	╛						В	В							В	В							В	В			ne		$\mathbb{N}$	M	В
															Tir	ne								(	ac	15				M	
																							-5		II	- //	Ι,	// I		D	

## Bit Order of the Byte on Packets

#### 5.3.2.3.1.2 BIT ORDER OF THE MULTIPLE BYTE INFORMATION ON PACKETS

Byte order of the multiple bytes information, what is used on packets, is that the Least Significant (LS) Byte of the information is sent in the first and the Most Significant (MS) Byte of the information is sent in the last e.g. Word Count (WC) consists of 2 bytes (16 bits) when the LS byte is sent in the first and the MS byte is sent in the last.

This same order is illustrated for reference purposes below.



Byte Order of the Multiple Byte on Packets



NT35510

#### **5.3.2.3.1.3 PACKET HEADER (PH)**

The packet header is always consisting of 4 bytes. The content of these 4 bytes are different if it is used to Short Packet (SPa) or Long Packet (LPa).

Short Packet (SPa):

- 1st byte: Data Identification (DI) => Identification that this is Short Packet (SPa)
- 2nd and 3rd bytes: Packet Data (PD), Data 0 and 1
- 4th byte: Error Correction Code (ECC)

## Packet Header(PH)

$\leq$																														_	$\geq$
				)I							Dat	a 0							Da	ta 1							Е	CC			
			15h	nex							3Ał	nex							071	nex							18	hex			
1	1 0 1 0 1 0 0 0 0 0 1 0 1 1 1 B B B B B B B B B B B B B B B B B											0	0	1	1	1	0	0	0	0	0	0	0	0	1	1	0	0	0		
B 0	B 1	B 2	B 3	B 4	B 5	В6	B 7	B 0	B 1	B 2	B 3	B 4	B 5	B 6	B 7	B 0	B 1	B 2	B 3	B 4	B 5	B 6	B 7	B 0	B 1	B 2	B 3	B 4	B 5	B 6	B 7
L S B							M S B	LSB						)	M S B	LSB	1						M S B	L S B		<u></u>	2				M S B
													<b>3</b> (		Ti	me	4	<del>///</del>	)	U		<u></u>	Π	M		<del>//</del>		1			-

## Packet Header (PH) on Short Packet (SPa)

Long Packet (LPa):

- 1st byte: Data Identification (DI) => Identification that this is Long Packet (LPa)
- 2nd and 3rd bytes: Word Count (WC)
- 4th byte: Error Correction Code (ECC)

## Packet Header (PH)

					_//		<i>\\\\</i>																								$\geq$
			C	)I				W	C(Le	east	t Sig	gnifi	can	t By	rte)	8	C(N	lost	Sig	nific	cant	t By	te)				EC	CC			
			29l	nex							011	nex							001	nex							06ŀ	hex			
1	0	0	1	0	1	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0	0	0
В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В
0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7
L							М	L							М	L							М	L							М
S	l						S	S							S	S							S	S							S
В	l						В	В							В	В							В	В							В
															Tir	ne															
															. 1 11	116															

## Packet Header (PH) on Long Packet (LPa)



NT35510

#### **Data Identification (DI)**

Data Identification (DI) is a part of Packet Header (PH) and it consists of 2 parts:

- Virtual Channel (VC), 2 bits, DI[7...6]
- Data Type (DT), 6 bits, DI[5...0]

The Data Identification (DI) structure is illustrated on a table below.

## **Data Identification (DI) Structure**

			Data Identif	ication (DI)			
Virtual Ch	annel (VC)			Data Ty	pe (DT)		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0

Data Identification (DI) is illustrated on Packet Header (PH) for reference purposes below.

## Packet Header (PH)

																						M	1	M	11	\	U				$\geq$
			С	)I				W	C(Le	east	Sig	gnifi	can	t By	te)	W	C(N	lost	Sig	nific	cant	Ву	te)				EC	CC			
			29ł	nex							01h	nex							001	nex							06ł	nex			
1	0	0	1	0	1	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0	0	0
В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В
0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7
L							М	L		П	1				М	L					ク	M	М	L		17					М
S							S	S	$\mathbb{N}$	L	,	//	ال		S	S	l			11		<u> </u>	S	S	7						S
В							В	В	W						В	В		((		$M_{\rm c}$	_	)) '	В	В							B
			4	1		II	1				S				Tir	ne	1	_//		<u>))`</u>	<u></u>	7									
		a	-11	11		-//	/ /							2	1 11	116	//	_	0												

Data Identification (DI) on the Packet Header (PH)



#### **Virtual Channel (VC)**

Virtual Channel (VC) is a part of Data Identification (DI[7...6]) structure and it is used to address where a packet is wanted to send from the MCU.

Bits of the Virtual Channel (VC) are illustrated for reference purposes below.

## Packet Header (PH)


																														$\overline{}$	<u> </u>
			D	) I				W	C(Le	east	t Siç	gnifi	can	t By	rte)	W	C(N	lost	Sig	nifi	cant	t By	te)				E	CC			
			29h	nex							011	nex							001	nex							06	nex			
1	0	0	1	0	1	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0	0	0
В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В
0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7
ᅵᅵᅵ							М	L							М	L							М	L	75	35		$\setminus \setminus$		$\langle I \rangle$	М
S							S	S							S	S							S	S	$\mathbb{N}$	- //		$\mathbb{N}$	1	D	S
В							В	В							В	В					•		В	В	$\langle I \rangle$	\ \	//	n	U		В
															Tir	ກດ					3	<u> </u>		$\mathcal{I}$	11	1	U				
															. 1 11	116			II	II		III		7/							

## Virtual Channel (VC) on the Packet Header (PH)

Virtual Channel (VC) can address 4 different channels for e.g. 4 different display modules. Devices are using the same virtual channel what the MCU is using to send packets to them e.g.

- The MCU is using the virtual channel 0 when it sends packets to this display module
- This display module is also using the virtual channel 0 when it sends packets to the MCU

This functionality is illustrated below.




## Virtual Channel (VC) Configuration

Virtual Channel (VC) always 0 (D[7...6]=VC[1...0]000b) when the MCU is sending "End of Transmission Packet" to the display module. See section "End of Transmission Packet (EoTP)

This display module is not supporting the virtual channel selector for other device (1 to 3) when only possible virtual channel (VC[1...0]) is 00b for this display module.

10/28/2011 88 Version 0.8



PRELIMINARY NT35510

## Data Type (DT)

Data Type (DT) is a part of Data Identification (DI[5...0]) structure and it is used to define a type of the used data on a packet.

Bits of the Data Type (DT) are illustrated for reference purposes below.

## Packet Header (PH)

																														$\overline{}$	$\geq$
				)I				W	C(Le	east	Sig	gnifi	can	t By	rte)	W	C(N	lost	Sig	nific	cant	Вy	te)				E	CC			
			29ł	nex							01h	nex							001	nex							061	hex			
1	0 0 1 0 1 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0										0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0	0	0	
В	В			_	_		В	_	В			В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В
0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7
L S							M S	L S							M S	L S							M S	L S	15	1		$\setminus \setminus$		71	M S
В							В	В							В	В					_ 1		В	В	Ŋ	\ '	//	n	U		В
$\vdash$															Tir	ne			1	1	7	1/1		1		7					-

Data Type (DT) on the Packet Header (PH)

10/28/2011 89 Version 0.8



NT35510

This Data Type (DT) also defines what the used packet is: Short Packet (SPa) or Long Packet (LPa). Data Types (DT) are different from the MCU to the display module (or other devices) and vice versa.

These Data Type (DT) are defined on tables below.

#### Data Type (DT) from MCU to the Display Module (or Other Devices)

Data Type	Data Type	Description	Packet	Note
Hex	Binary	Description	Size	Note
08h	00 1000	End of Transmission packet	Short	1
05h	00 0101	DCS WRITE, no parameters	Short	
15h	01 0101	DCS WRITE, 1 parameter	Short	
06h	00 0110	DCS READ, no parameters	Short	
37h	11 0111	Set Maximum Return Packet Size	Short \(\)	
09h	00 1001	Null Packet, no data	Long	2
19h	01 1001	Blanking Packet, no data	Long	2
39h	11 1001	DCS Long Write/Write_LUT Command Packets (\)	Long	
01h	00 0001	Sync Event, V Sync Start	Short	7
11h	01 0001	Sync Event, V Sync End	Short	7
21h	10 0001	Sync Event, H Sync Start	Short	7
31h	11 0001	Sync Event, H Sync End	Short	7
02h	00 0010	Color mode (CM) Off Command	Short	7
12h	01 0010	Color mode (CM) On Command	Short	7
22h	10 0010	Shut Down Peripheral Command	Short	7
32h	11 0010	Turn On Peripheral Command	Short	7
13h	01 0011	Generic Short Write, 1 parameter	Short	3,4,8
23h	10 0011	Generic Short Write, 2 parameter	Short	3,5,8
29h	10 1001	Generic Long Write	Long	3,8
14h	01 0100	Generic Read, 1 parameter	Short	3,4,8
0Eh	00 1110	Packed Pixel Stream,16-bit RGB, 5-6-5 Format	Long	7
1Eh	01,1110	Packed Pixel Stream,18-bit RGB, 6-6-6 Format	Long	7
2Eh	10 1110	Loosely Packed Pixel Stream,18-bit RGB, 6-6-6 Format	Long	7
3Eh	11 1110	Packed Pixel Stream, 24-bit RGB, 8-8-8 Format	Long	7

#### Notes:

- 1. This can be used when the MCU wants to secure that there is the end of transmission in High Speed Data Transmission (HSDT) mode.
- 2. This can be used when the data lanes are wanted to keep in High Speed Data Transmission (HSDT) mode.
- 3. The receiver process packets with data type (Generic Write/Read) the same way as data type (DCS Write / Read).
- 4. Generic Write/Read with 1 parameter: Payload Bytes = Command + 00h.
- 5. Generic Write/Read with 2 parameter: Payload Bytes = Command + Parameter.
- 6. The receiver will ignore packets with data type that neither listed in table above nor in MIPI DSI spec.
- 7. The data type for Video Mode Communication: 01h, 11h, 21h, 31h, 02h, 12h, 32h, 0Eh, 1Eh, 2Eh, 3Eh will be disable (ignored packet) if bit DSIM of command B100h is set to "0".
- 8. The data type for Generic write/read: 13h, 23h, 29h, 14h will be disable (ignored packet) if bit DSIG of command B100h is set to "0".

10/28/2011 90 Version 0.8



NT35510

## Data Type (DT) from the Display Module (or Other Devices) to the MCU

						From	n the Display Module (or Other Devices) to the MCL	J		
Hex	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Description	Short/Lng Packet	Abbreviation	Note
02h	0	0	0	0	1	0	Acknowledge with Error Report	Short	AwER	
1Ch	0	1	1	1	0	0	DCS Read Long Response	Long	DCSRR-L	
21h	1	0	0	0	0	1	DCS Read Short Response, 1 byte returned	Short	DCSRR1-S	
22h	1	0	0	0	1	0	DCS Read Short Response, 2 byte returned	Short	DCSRR2-S	
1Ah	0	1	1	0	1	0	Generic Read Long Response	Long	GENRR-L	Note
11h	0	1	0	0	0	1	Generic Read Short Response, 1 byte returned	Short	GENRR1-S	Note
12h	0	1	0	0	1	0	Generic Read Short Response, 2 byte returned	Short	GENRR2-S	Note

The receiver will ignore other Data Type (DT) if they are not defined on tables: "Data Type (DT) from the MCU to the Display Module (or Other Devices)" or "Data Type (DT) from the Display Module (or Other Devices) to the MCU".

Note: The data type for Generic write/read: 1Ah, 11h, 12 will be disable (ignored packet) if bit DSIG of command B100h is set to "0".

10/28/2011 91 Version 0.8



NT35510

#### Packet Data (PD) on the Short Packet (SPa)

Packet Data (PD) of the Short Packet (SPa) is defined after Data Type (DT) of the Data Identification (DI) has indicated that Short Packet (SPa) is wanted to send.

The Word Count (WC) indicates the number of Bytes of Packet of Packet Data (PD) send after the Packet Header.

Packet Data (PD) of the Short Packet (SPa) consists of 2 data bytes: Data 0 and Data 1.

Packet Data (PD) sending order is that Data 0 is sent in the first and the Data 1 is sent in the last.

Bits of Data 1 are set to '0' if the information length is 1 byte.

Packet Data (PD) of the Short Packet (SPa), when the length of the information is 1 or 2 bytes are illustrated for reference purposes below, when Virtual Channel (VC) is 0.

Packet Data (PD) information:

- Data 0: 35hex (Display Command Set (DCS) with 1 Parameter => DI(Data Type (DT)) = 15hex)
- Data 1: 01hex (DCS's parameter)

## Packet Header (PH)

																	15		- //	III		$\Pi \Lambda$									$\overline{}$
				) l							Dat	a 0							Dat	ta 1							EC	CC			
			15h	nex							35ł	nex							01h	nex							1EI	hex			
1	0	1	0	1	0	0	0	1	0	1	0	1	1	0	0	1	0	0	0	0	0	0	0	0	1	1	1	1	0	0	0
В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В
0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7
L						~	М	L			7				М	٦ ،		$\parallel$		M	<u>~</u>	))	М	L							M
S	l		П			- 11	S	S	ام ا	7					S	S	Λ	- //		ル			S	J							S
В		$\alpha$	- 11	-111	III	_ //	В	В						2	В	В	M		1	_			В	В							В
							7					II	J		Tir	ne	N														
V 11		//_	IIII	ΙП						5		/ 11			1 11	110	7														

# Packet Data (PD) for Short Packet (SPa), 2 Bytes Information

Packet Data (PD) information:

- Data 0: 10hex (DCS without parameter => DI(Data Type (DT)) = 05hex)
- Data 1: 00hex (Null)

#### Packet Header (PH)

																															$\geq$
			D	)I							Dat	ta 0							Dat	a 1							EC	CC			
			05ł	nex							10ł	nex							001	nex							2CI	hex			
1	0	1	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	1	0	0
В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В
0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7
L							М	L							М	L							М	L							М
S							S	S							S	S							S	S							S
В							В	В							В	В							В	В							В
	-														Tir	nο															
															1 11	пE															

Packet Data (PD) for Short Packet (SPa), 1 Bytes Information





#### Word Count (WC) on the Long Packet (LPa)


Word Count (WC) of the Long Packet (LPa) is defined after Data Type (DT) of the Data Identification (DI) has indicated that Long Packet (LPa) is wanted to send.

Word Count (WC) indicates a number of the data bytes of the Packet Data (PD) what is wanted to send after Packet Header (PH) versus Packet Data (PD) of the Short Packet (SPa) is placed in the Packet Header (PH).

Word Count (WC) of the Long Packet (LPa) consists of 2 bytes.

These 2 bytes of the Word Count (WC) sending order is that the Least Significant (LS) Byte is sent in the first and the Most Significant (MS) Byte is sent in the last.

Word Count (WC) of the Long Packet (LPa) is illustrated for reference purposes below.



10/28/2011 93 Version 0.8



NT35510

#### **Error Correction Code (ECC)**

Error Correction Code (ECC) is a part of Packet Header (PH) and its purpose is to identify an error or errors on the Packet Header (PH):

The ECC protects the following field"

- Short Packet (SPa): Data Identification (DI) byte (8 bits, D[0...7]), Packet Data (PD) bytes (16 bits, D[8...23]) and ECC(8 bits: P[0...7])
- Long Packet (LPa): Data Identification (DI) byte (8 bits, D[0...7]), Word Count (WC) bytes (16 bits: D[8...23]) and ECC (8 bits, P[0...7])


D[23...0] and P[7...0] are illustrated for reference purposes below.

#### Packet Header (PH)

	_	_											_	_			_	_											_	_	10
																													1		W
				)I							Dat	ta 0							Da	ta 1							ΕC	CC			
			05l	nex							101	nex							001	nex							2C	hex			
1	0	1	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	1	0	0
D 0	D 1	D 2	D 3	D 4	D 5	D 6	D 7	D 8	D 9	D 10	D 11	D 12	D 13	D 14	D 15	D 16	D 17	D 18	D 19	D 20	D 21	D 22	D 23	P0	P1	P2	РЗ	P4	P5	P6	Р7
B 0	B 1	B 2	B 3	B 4	B 5	B 6	В 7	B 0	B 1	B 2	B 3	B 4	B 5	B 6	B 7	B 0	B 1	B 2	B 3	B 4	B 5	B 6	B 7	В 0	B 1	B 2	B 3	B 4	B 5	B 6	В 7
L S B		•	•				M S B	L S B				2	((		M S B	L S B					77		M S B	L S B	1			1			M S B
									1				1		-Tir	ne						3	H		H	1				7	<b>—</b>

D[23...0] and P[7...0] on the Short Packet (SPa)

## Packet Header (PH)



D[23...0] and P[7...0] on the Long Packet (LPa)

Error Correction Code (ECC) can recognize one error or several errors and makes correction in one bit error case.





NT35510

Bits (P[7...0]) of the Error Correction Code (ECC) are defined, where the symbol '^' is presenting XOR function (Pn is '1' if there is odd number of '1's and Pn is '0' if there is even number of '1's), as follows.

- P7 = 0
- P6 = 0
- P5 = D10^D11^D12^D13^D14^D15^D16^D17^D18^D19^D21^D22^D23
- P4 = D4^D5^D6^D7^D8^D9^D16^D17^D18^D19^D20^D22^D23
- P3 = D1^D2^D3^D7^D8^D9^D13^D14^D15^D19^D20^D21^D23
- P2 = D0^D2^D3^D5^D6^D9^D11^D12^D15^D18^D20^D21^D22
- P1 = D0^D1^D3^D4^D6^D8^D10^D12^D14^D17^D20^D21^D22^D23
- P0 = D0^D1^D2^D4^D5^D7^D10^D11^D13^D16^D20^D21^D22^D23

P7 and P6 are set to '0' because Error Correction Code (ECC) is based on 64 bit value ([D63...0]), but this implementation is based on 24 bit value (D[23...0]). Therefore, there is only needed 6 bits (P[5...0]) for Error Correction Code (ECC).





XOR Functionality on the Short Packet (SPa)

Packet Header (PH)


$\leq$																															$\rightarrow$
			С	) l				W	C(Le	east	Siç	gnifi	can	t By	te)	W	C(N	lost	Sig	nific	cant	Ву	te)				EC	CC			
			29l	nex							011	nex							001	nex							061	nex			
1	0	0	1	0	1	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0	0	0
D	D	D		D	D		D			D	D		D			D				D	D	D	D	P0							
0	1	2		4	5		7			10	11		13			16				20	21	22	23								
D	D		D	D		D		D		D		D		D			D			D	D	D	D		Р1						
0	1		3	4		6		8		10		12		14			17			20	21	22	23		' '						
D		D	D		D	D			D		D	D			D			D		D	D	D				P2		l			
0		2	3		5	6	Ш		9		11	12			15			18		20	21	22						$ldsymbol{ld}}}}}}$			Ш
	D	D	D				D	D	D				D	D	D				D	D	D		D				РЗ				
	1	2	3				7	8	9				13	14	15				19	20	21		23				. •				ш
				D	D	D	D	D	D							D	D	D	D	D	l	D	D					P4			
				4	5	6	7	8	9							16		18		20			23								
							l			D	D	D	D	О	D	D	D	D	D		D	D	D					l	P5		
	_	_	L	_	Ļ	ᆫ		L	L	10	11		13		15	ĺ	17		19		21		23	Ļ	L	ᆫ	ᆫ	L_			ш
В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В
0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7
L	l						M	L	l						M	L							М	L							М
S	l						S	S	l						S	S							S	S							S
В	l						В	В							В	В							В	В							В
	•							_	•						Tir	~~	•								•						
															111	ne.															-

XOR Functionality on the Long Packet (LPa)

NT35510

The transmitter (The MCU or the Display Module) is sending data bits D[23...0] and Error Correction Code (ECC) P[7...0]. The receiver (The Display module or the MCU) is calculate an Internal Error Correction Code (IECC) and compares the received Error Correction Code (ECC) and the Internal Error Correction Code (IECC). This comparison is done when each power bit of ECC and IECC have been done XOR function. The result of this function is PO[7...0].

This functionality, where the transmitter is the MCU and the receiver is the display module, is illustrated for reference purposes below.



## Internal Error Correction Code (IECC) on the Display Module (The Receiver)

The sent data bits (D[23...0]) and ECC (P[7...0]) are received correctly, if a value of the PO[7...0]) is 00h. The sent data bits (D[23...0]) and ECC (P[7...0]) are not received correctly, if a value of the PO[7...0]) is not 00h.

ECC P[70]	<i>\\\</i>	T		0	0	0	0	0	0	03h
IECC_PI[70]	<b>             </b>	1	1	0	0	0	0	0	0	03h
XOR(ECC,IECC)		0	0	0	0	0	0	0	0	=00h => No Error
=>PO[70]										
		L							М	
		S							S	
		В							В	

#### Internal XOR Calculation between ECC and IECC Values - No Error

ECC P[70] IECC PI[70]	1	1	0 1	0 1	0	0	0	0	03h 0Fh
XOR(ECC,IECC) =>PO[70]	0	0	1	1	0	0	0	0	=0Ch => Error
	L							М	
	S							S	
	В							В	

Internal XOR Calculation between ECC and IECC Values - Error

The received Error Correction Code (ECC) can be 00h when the Error Correction Code (ECC) functionality is not used for data values D[23...0] on the transmitter side.

10/28/2011 96 Version 0.8



NT35510

The number of the errors (one or more) can be defined when the value of the PO[7...0] is compared to values on the following table.

One Bit Error Value of the Error Correction Code (ECC)

Data Bit	PO7	PO6	PO5	PO4	PO3	PO2	PO1	PO0	Hex	
D[0]	0	0	0	0	0	1	1	1	07h	
D[1]	0	0	0	0	1	0	1	1	0Bh	
D[2]	0	0	0	0	1	1	0	1	0Dh	
D[3]	0	0	0	0	1	1	1	0	0Eh	
D[4]	0	0	0	1	0	0	1	1	13h	
D[5]	0	0	0	1	0	1	0	1	15h	
D[6]	0	0	0	1	0	1	1	0	16h	(a)
D[7]	0	0	0	1	1	0	0	1	19h	
D[8]	0	0	0	1	1	0	1	0	1Ah	
D[9]	0	0	0	1	1	1	0	0	1Ch	8/11 /1/ /I/I
D[10]	0	0	1	0	0	0	1	1	23h	1/4/ 11 .
D[11]	0	0	1	0	0	1	0	1	25h	
D[12]	0	0	1	0	0	1	1	0	26h	
D[13]	0	0	1	0	1	0	0	1	29h	
D[14]	0	0	1	0	1	0	1	0	2Ah	
D[15]	0	0	1	0	1	1	0	0	2Ch	
D[16]	0	0	1	1	0	0	0	1	31h	11 22
D[17]	0	0	1	1	0	0	1	0	32h	
D[18]	0	0	1	1	0	1	0	0	34h	
D[19]	0	0	1	1	1	0	0	0	38h	
D[20]	0	0	0	1	1	1	1	1	1Fh	
D[21]	0	0	1	0	1	1	1	1	2Fh	
D[22]	0	0	1	1	0	1	1	1	37h	
D[23]	0	0	1	1	1	0	1	1	3Bh	

One error is detected if the value of the PO[7...0] is on: One Bit Error Value of the Error Correction Code (ECC) and the receiver can correct this one bit error because this found value also defines what is a location of the corrupt bit e.g.

- PO[7...0] = 0Eh
- The bit of the data (D[23...0]), what is not correct, is D[3]

More than one error is detected if the value of the PO[7...0] is not on: One Bit Error Value of the Error Correction Code (ECC) e.g. PO[7...0] = 0Ch.

10/28/2011 97 Version 0.8






#### 5.3.2.3.1.4 PACKET DATA (PD) ON THE LONG PACKET (LPa)

Packet Data (PD) of the Long Packet (LPa) is defined after Packet Header (PH) of the Long Packet (LPa). The number of the data bytes is defined on chapter "Word Count (WC) on the Long Packet (LPa)".

## 5.3.2.3.1.5 PACKET FOOTER (PF) ON THE LONG PACKET (LPa)

Packet Footer (PF) of the Long Packet (LPa) is defined after the Packet Data (PD) of the Long Packet (LPa). The Packet Footer (PF) is a checksum value what is calculated from the Packet Data of the Long Packet (LPa).


The checksum is using a 16-bit Cyclic Redundancy Check (CRC) value which is generated with a polynomial X16+X12+X5+X0 as it is illustrated below.



## 16-bit Cyclic Redundancy Check (CRC) Calculation

The 16-bit Cyclic Redundancy Check (CRC) generator is initialized to FFFFh before calculations. The Least Significant Bit (LSB) of the data byte of the Packet Data (PD) is the first bit what is inputted into the 16-bit Cyclic Redundancy Check (CRC).

An example of the 16-bit Cyclic Redundancy Check (CRC), where the Packet Data (PD) of the Long Packet (LPa) is 01h, is illustrated (step-by-step) below.



CRC Calculation - Packet Data (PD) is 01h



NT35510

A value of the Packet Footer (PF) is 1E0Eh in this example. This example (Command 01h has been sent) is illustrated below.

Packet Header (Ph
-------------------

																															$\leq$
			Г	Ι				W	C(L	east	t Sig	nifi	cant	Ву	te)	W	C(N	Aost	Sig	nifi	cant	Byt	e)				EC	CC			
			391	hex							011	hex							001	hex							151	hex			
1	0	0	1	1	1	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0	1	0	0	0
В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В
0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7
L							M	L							M	L							M	L					4	n	M
S							S	S							S	S							S	S				G	,	//	S
В							В	В							В	В							В	В			Πε		M	M	В
F																									UE	4		+		$\mathcal{H}$	

	F	Pac	cke	t D	ata	a (I	PD	)				$\Pi$	\P	ac	ket	Fo	oot	er	(PF	=)				
					<u>_</u>			7		H		۱ ح	H		<u>)                                    </u>		<u></u>			1	_		_	
				Dat	ta 0				CR	C (1	Leas	t Si	gnif	ican	t By	rte)	CR	RC (1	Mos	t Si	gnifi	ican	t By	te)
				011	nex							0El	hex							1E	hex			
	1	0	0	0	0	0	0	0	0	1	1	1	0	0	0	0	0	1	1	1	1	0	0	0
	B 0	B 1	B 2	B 3	B 4	B 5	B 6	B 7	B 0	B 1	B 2	B 3	B 4	B 5	B 6	B 7	B 0	B 1	B 2	B 3	B 4	B 5	B 6	B 7
	L S B				n			M S B	-				Ĭ)	3		M S B	L S B	1	2	3		<u> </u>	0	M S B
<i>N</i> I II •			17		///	\ ^																		

Packet Footer (PF) Example

The receiver is calculated own checksum value from received Packet Data (PD). The receiver compares own checksum and the Packet Footer (PF) what the transmitter has sent.

The received Packet Data (PD) and Packet Footer (PF) are correct if the own checksum of the receiver and Packet Footer (PF) are equal and vice versa the received Packet Data (PD) and Packet Footer (PF) are not correct if the own checksum of the receiver and Packet Footer (PF) are not equal.

10/28/2011 99 Version 0.8






#### **5.3.2.3.2 PACKET TRANSMISSIONS**

# 5.3.2.3.2.1 PACKET FROM THE MCU TO THE DISPLAY MODULE Display Command Set (DCS)

Display Command Set (DCS), which is defined on chapter "6 Instruction Description", is used from the MCU to the display module. This Display Command Set (DCS) is always defined on the Data 0 of the Packet Data (PD), which is included in Short Packet (SPa) and Long packet (LPa) as these are illustrated below.



Display Command Set (DCS) on Short Packet (SPa) and Long Packet (LPa)



## Generic Write, 1 Parameter (GENW1-S), Data Type = 01 0011 (13h)

"Generic Write, 1 Parameter" (GENW1-S) is always using a Short Packet (SPa), what is defined on Data Type (DT, 01 0011b), from the MCU to the display module. The content of 2 payload bytes is "command" and 00h. These commands are defined on a table (See chapter "6 Instruction Description") below.

Command
NOP (00h)
SWRESET (01h)
SLPIN (10h)
SLPOUT (11h)
PTLON (12h)
NORON (13h)
INVOFF (20h)
INVON (21h)
ALLPOFF (22h)
ALLPON (23h)
DISPOFF (28h)
DISPON (29h)
Memory Write (2Ch), Note
TEOFF (34h)
IDMOFF (38h)
IDMON (39h)
Note: Subpixel has not been written

Note: Subpixel has not been written

Short Packet (SPa) is defined e.g.

- Data Identification (DI)
  - Virtual Channel (VC, DI[7...6]): 00b
  - Data Type (DT, DI[5...0]): 01 0011b
- Packet Data (PD)
  - Data 0: "Sleep In (10h)", Display Command Set (DCS)
  - Data 1: Always 00hex
- Error Correction Code (ECC)

This is defined on the Short Packet (SPa) as follows.

#### Packet Header (PH) **Packet Data** DΙ Data 0 (DCS) Data 1 (Always 00hex) **ECC** 13hex 10hex 00hex 39hex 0 0 1 0 0 0 0 В В В В В В В В В В 7 7 0 0 0 Μ Μ L Μ L Μ L S S S S S S S S В В В В В В В В Time

Generic Write, 1 Parameter (GENW1-S) - Example

10/28/2011 101 Version 0.8



## Generic Write, 2 Parameter (GENW2-S), Data Type = 10 0011 (23h)

"Generic Write, 2 Parameter" (GENW2-S) is always using a Short Packet (SPa), what is defined on Data Type (DT, 10 0011b), from the MCU to the display module. The content of 2 payload bytes is "command" and "parameter". These commands are defined on a table (See chapter "6 Instruction Description") below.

Command	
GAMSET (26h)	
RAMWR (2Ch), Note	
TEON (35h)	
MADCTR (36h)	
COLMOD (3Ah)	
RAMWRC (3Ch), Note	
WRDISBV (51h)	
WRCTRLD (53h)	
WRCABC (55h)	
WRCABCMB (5Eh)	


Note: One Subpixel has been written.

Short Packet (SPa) is defined e.g.

- Data Identification (DI)
  - Virtual Channel (VC, DI[7...6]): 00b
  - Data Type (DT, DI[5...0]): 10 0011b
- Packet Data (PD)
  - Data 0: "PMCSET (3Ah)", Display Command Set (DCS)
  - Data 1: 01hex, Parameter of the DCS
- Error Correction Code (ECC)

This is defined on the Short Packet (SPa) as follows.

## Packet Header (PH)



Generic Write, 2 Parameter (GENW2-S) - Example





## Generic Write Long (GENW-L), Data Type = 10 1001 (29h)

"Generic Write Long" (GENW-L) is always using a Long Packet (LPa), what is defined on Data Type (DT, 10 1001b), from the MCU to the display module. Command (No Parameters) and Write (1 or more parameters), are defined on a table (See chapter "6 Instruction Description") below.

defined on a table (See chapter "6 Instruction	n Descripti
Command	
NOP (00h), Note1	
SWRESET (01h), Note1	
SLPIN (10h), Note1	
SLPOUT (11h), Note1	
PTLON (12h), Note1	
NORON (13h), Note1	
INVOFF (20h), Note1	
INVON (21h), Note1	
ALLPOFF (22h)	
ALLPON (23h)	
GAMSET (26h), Note2	
DISPOFF (28h), Note1	
DISPON (29h), Note1	
CASET (2Ah)	
RASET (2Bh)	
RAMWR (2Ch), Note2	
RGBSET (2Dh)	
PARLINES (30h)	
TEOFF (34h), Note1	
TEON (35h), Note2	
MADCTR (36h), Note2	
IDMOFF (38h), Note1	
IDMON (39h), Note1	) N _
COLMOD (3Ah) , Note2	
RAMWRC (3Ch), Note2	
TEARLINE (44h)	
WRPFD (50h)	
WRDISBV (51h), Note2	
WRCTRLD (53h)	
WRCABC (55h), Note2	
WRHYSTE (57h),	
WRGAMMSET (58h),	
WRCABCMB (5Eh)	
WRLSLC(65h)	

#### Notes:

- 1. Also Short Packet (Spa) can be used; See Generic Write, 1 Parameter.
- 2. Also Short Packet (Spa) can be used; See Generic Write, 2 Parameter.

10/28/2011 103 Version 0.8




NT35510

Long Packet (Lpa), when a command (No Parameter) was sent, is defined e.g.

- Data Identification (DI)
  - Virtual Channel (VC, DI[7...6]): 00b
  - Data Type (DT, DI[5...0]): 10 1001b
- Word Count (WC)
  - Word Count (WC): 0001h
- Error Correction Code (ECC)
- Packet Data (PD): Data 0: "Sleep In (10h)", Display Command Set (DCS)
- Packet Footer (PF)

This is defined on the Long Packet (Lpa) as follows.



Generic Write Long (GENW-L) with DCS Only - Example





Long Packet (Lpa), when a Write (1 parameter) was sent, is defined e.g.

- Data Identification (DI)
  - Virtual Channel (VC, DI[7...6]): 00b
  - Data Type (DT, DI[5...0]): 10 1001b
- Word Count (WC)
  - Word Count (WC): 0002h
- Error Correction Code (ECC)
- Packet Data (PD):
  - Data 0: "Gamma Set (3Ah)", Display Command Set (DCS)
  - Data 1: 01hex, Parameter of the DCS
- Packet Footer (PF)

This is defined on the Long Packet (Lpa) as follows.

#### Packet Header (PH) WC(Least Significant Byte) WC(Most Significant Byte) DΙ **ECC** 29hex 02hex 00hex 00hex 0 0 0 0 0 0 0 0 1 1 1 0 0 0 0 0 0 0 0 0 0 B 7 0 0 0 М М М Μ L L S B S S S S S S S В В В В В Time Packet Data (PD) Data 0 (DCS) Data 1 (Parameter) 3Ahex 01hex 0 0 0 0 B 7 В L Μ L Μ S S S S В В ·Time Packet Footer (PF) CRC(Least Significant Byte) CRC(Most Significant Byte) E3hex AAhex 0 0 1 0 0 L М L М S B S S S В В В -Time-

Generic Long Write with DCS and 1 Parameter - Example

10/28/2011 105 Version 0.8





Long Packet (Lpa), when a Write (4 parameters) was sent, is defined e.g.

- Data Identification (DI)
  - Virtual Channel (VC, DI[7...6]): 00b
  - Data Type (DT, DI[5...0]): 10 1001b
- Word Count (WC)
  - Word Count (WC): 0005h
- Error Correction Code (ECC)
- Packet Data (PD):
  - Data 0: "PARLINES (30h)", Display Command Set (DCS)
  - Data 1: 00hex, 1<sup>st</sup> Parameter of the DCS, Start Column SC[15...8]
  - Data 2: 00hex, 2<sup>nd</sup> Parameter of the DCS, Start Column SC[7...0]
  - Data 3: 01hex, 3<sup>rd</sup> Parameter of the DCS, End Column EC[15...8]
  - Data 4: 3Fhex, 4<sup>th</sup> Parameter of the DCS, End Column EC[7...0]
- Packet Footer (PF)

This is defined on the Long Packet (Lpa) as follows.


#### Packet Header (PH

																1			II	II		11							_	$\geq$			
	DI WC(Least Significant B												t By	rte)	WC(Most Significant Byte)										ECC								
29hex										05hex								00hex								25hex							
1	0	0	1	1	1	0	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0	0	1	0	0		
В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В		
0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7		
L	L																L						M	L		U					М		
S	s s								s							s							S	S							S		
В	ВВВ										В	В	B										В										
																~	M		//		IJ				•						_		

Packet Data (PD)

																										$\geq$									
Data 0 (DCS)									Data 1 (1 <sup>st</sup> Parameter)									Data 2 (2 <sup>nd</sup> Parameter)									Data 3 (3 <sup>rd</sup> Parameter)								
30hex										00hex									00hex									01hex							
	0	0	0	0	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0			
	0 B	1 1	В 2	3 B	В 4	5 5	6 B	7 7	0 B	1 B	2 B	3 B	В 4	5 5	9 B	7 В	0 B	1 1	В 2	3 B	В 4	5 5	9 B	7 8	0 B	1 1	2 B	3 B	В 4	5 5	6 B	7 7			
	L S B							M S B	L S B							M S B	L S B							M S B	L S B							M S B			

\_Time\_



Generic Write Long with DCS and 4 Parameters - Example

10/28/2011 106 Version 0.8



## Generic Read, 1 Parameter (GENR1-S), Data Type = 01 0100 (14h)

"Generic Read, 1 Parameter (GENR1-S) is always using a Short Packet (Spa), what is defined on Data Type (DT, 01 0100b), from the MCU to the display module. This command is defined on a table (See chapter "6 Instruction Description") below.

The 1<sup>st</sup> parameter (Dummy Data) is not returned as it is done in MeSSI-8/16 cases. The first returned parameter is the 2<sup>nd</sup> parameter in DSI case.

Note: One Subpixel has been read

10/28/2011 107 Version 0.8





The MCU has to define to the display module, what is the maximum size of the return packet. A command, what is used for this purpose, is "Set Maximum Return Packet Size" (SMRPS-S), which Data Type (DT) is 11 0111b and which is using Short Packet (SPa) before the MCU can send "Display Command Set (DCS) Read, No Parameter" to the display module. This same sequence is illustrated for reference purposes below.

#### Step 1:

- The MCU sends "Set Maximum Return Packet Size" (Short Packet (SPa)) (SMRPS-S) to the display module when it wants to return one byte from the display module
- Data Identification (DI)
  - Virtual Channel (VC, DI[7...6]): 00b
  - Data Type (DT, DI[5...0]): 11 0111b
- Maximum Return Packet Size (MRPS)
  - Data 0: 01hex
  - Data 1: 00hex
- Error Correction Code (ECC)

Packet Header (PH) Maximum Return Packet Size(MRPS) DI MRPS(Least Significant Byte) MRPS(Most Significant Byte) ECC 37hex 01hex 00hex 1Dhex 0 0 0 0 0 1 1 0 M S B M S B M S M S B L S B s s В Time

Set Maximum Return Packet Size (SMRPS-S) - Example




NT35510



### Step 2:

- The MCU wants to receive a value of the "Read ID1 (DAh)" from the display module when the MCU sends "Generic Read, 1 Parameter" to the display module
- Data Identification (DI)
  - Virtual Channel (VC, DI[7...6]): 00b
  - Data Type (DT, DI[5...0]): 01 0100b
- Packet Data (PD)
  - Data 0: "Read ID1 (DAh)", Display Command Set (DCS)
  - Data 1: Always 00hex
- Error Correction Code (ECC)



Step 3: The display module can send 2 different information to the MCU after Bus Turnaround (BTA)

1. An acknowledge with Error Report (AwER), which is using a Short Packet (SPa), if there is an error to receive a command. See section "Acknowledge with Error Report (AwER)".

2. Information of the received command. Short Packet (SPa) or Long Packet (LPa)

10/28/2011 109 Version 0.8



# Display Command Set (DCS) Write, No Parameter (DCSWN-S), Data Type = 00 0101 (05h)

"Display Command Set (DCS) Write, No Parameter" is always using a Short Packet (SPa), what is defined on Data Type (DT, 00 0101b), from the MCU to the display module. These commands are defined on a table (See chapter "6 Instruction Description") below.

5.16p10. 5 111011 0011011 2 00011 p11011 ) 5010111
Command
NOP (00h)
SWRESET (01h)
SLPIN (10h)
SLPOUT (11h)
PTLON (12h)
NORON (13h)
INVOFF (20h)
INVON (21h)
ALLPOFF (22h)
ALLPON (23h)
DISPOFF (28h)
DISPON (29h)
Memory Write (2Ch), Note
TEOFF (34h)
IDMOFF (38h)
IDMON (39h)
Nata - Oukainal has not have


Note: Subpixel has not been written

Short Packet (SPa) is defined e.g.

- Data Identification (DI)
  - Virtual Channel (VC, DI[7...6]): 00b
  - Data Type (DT, DI[5...0]): 00 0101b
- Packet Data (PD)
  - Data 0: "Sleep In (10h)", Display Command Set (DCS)
  - Data 1: Always 00hex
- Error Correction Code (ECC)

This is defined on the Short Packet (SPa) as follows.

# Packet Header (PH)




## Display Command Set (DCS) Write, No Parameter (DCSWN-S) - Example

10/28/2011 110 Version 0.8



IARY NT35510



"Display Command Set (DCS) Write, 1 Parameter" (DCSW1-S) is always using a Short Packet (SPa), what is defined on Data Type (DT, 01 0101b), from the MCU to the display module. These commands are defined on a table (See chapter "6 Instruction Description") below.

Command	
GAMSET (26h)	
Memory Write (2Ch), Note	
TEON (35h)	
MADCTR (36h)	
COLMOD (3Ah)	
RAMWRC (3Ch), Note	
WRDISBV (51h)	
WRCTRLD (53h)	
WRCABC (55h)	
WRCABCMB (5Eh)	
M ( ) O O I ' II I ''	


Note: One Subpixel has been written.

Short Packet (SPa) is defined e.g.

- Data Identification (DI)
  - Virtual Channel (VC, DI[7...6]): 00b
  - Data Type (DT, DI[5...0]): 01 0101b
- Packet Data (PD)
  - Data 0: "PMCSET (3Ah)", Display Command Set (DCS)
  - Data 1: 01hex, Parameter of the DCS
- Error Correction Code (ECC)

This is defined on the Short Packet (SPa) as follows.

Packet Header (PH)



Display Command Set (DCS) Write, 1 Parameter (DCSW1-S) - Example

10/28/2011 111 Version 0.8





# Display Command Set (DCS) Write Long (DCSW-L), Data Type = 11 1001 (39h)

"Display Command Set (DCS) Write Long" (DCSW-L) is always using a Long Packet (LPa), what is defined on Data Type (DT, 11 1001b), from the MCU to the display module. Command (No Parameters) and Write (1 or more parameters), are defined on a table (See chapter "6 Instruction Description") below

more parameters), are defined on a table (S	ee chapter "6 Instruction Description") below
Command	
NOP (00h), Note1	
SWRESET (01h), Note1	
SLPIN (10h), Note1	
SLPOUT (11h), Note1	
PTLON (12h), Note1	
NORON (13h), Note1	n
INVOFF (20h), Note1	
INVON (21h), Note1	
GAMSET (26h), Note2	
DISPOFF (28h), Note1	
DISPON (29h), Note1	
CASET (2Ah)	
RASET (2Bh)	
RAMWR (2Ch), Note2	
RGBSET (2Dh)	
PARLINES (30h)	
SCRLAR (33h)	
TEOFF (34h), Note1	
TEON (35h), Note2	
MADCTR (36h), Note2	
IDMOFF (38h), Note1	
IDMON (39h), Note1	
COLMOD (3Ah) , Note2	) v
RAMWRC (3Ch), Note2	
TEARLINE (44h)	
WRPFD (50h)	
WRDISBV (51h), Note2	
WRCTRLD (53h)	
WRCABC (55h), Note2	
WRHYSTE (57h) ,	
WRGAMMSET (58h),	
WRCABCMB (5Eh)	
WRLSLC(65h)	

### Notes:

1. Also Short Packet (SPa) can be used; See\_Display Command Set (DCS) Write, No Parameter.

2. Also Short Packet (SPa) can be used; See Display Command Set (DCS) Write, 1 Parameter.

10/28/2011 112 Version 0.8




NT35510

Long Packet (LPa), when a command (No Parameter) was sent, is defined e.g.

- Data Identification (DI)
  - Virtual Channel (VC, DI[7...6]): 00b
  - Data Type (DT, DI[5...0]): 11 1001b
- Word Count (WC)
  - Word Count (WC): 0001h
- Error Correction Code (ECC)
- Packet Data (PD): Data 0: "Sleep In (10h)", Display Command Set (DCS)
- Packet Footer (PF)

This is defined on the Short Packet (SPa) as follows.



Display Command Set (DCS) Write Long (DCSW-L) with DCS Only - Example




NT35510



Long Packet (LPa), when a Write (1 parameter) was sent, is defined e.g.

- Data Identification (DI)
  - Virtual Channel (VC, DI[7...6]): 00b
  - Data Type (DT, DI[5...0]): 11 1001b
- Word Count (WC)
  - Word Count (WC): 0002h
- Error Correction Code (ECC)
- Packet Data (PD):
  - Data 0: "Gamma Set (26h)", Display Command Set (DCS)
  - Data 1: 01hex, Parameter of the DCS
- Packet Footer (PF)



Display Command Set (DCS) Write Long with DCS and 1 Parameter - Example

10/28/2011 114 Version 0.8



Long Packet (LPa), when a Write (4 parameters) was sent, is defined e.g.

- Data Identification (DI)
  - Virtual Channel (VC, DI[7...6]): 00b
  - Data Type (DT, DI[5...0]): 11 1001b
- Word Count (WC)
  - Word Count (WC): 0005h
- Error Correction Code (ECC)
- Packet Data (PD):
  - Data 0: "PARLINES (30h)", Display Command Set (DCS)
  - Data 1: 00hex, 1st Parameter of the DCS, Start Column SC[15...8]
  - Data 2: 00hex, 2nd Parameter of the DCS, Start Column SC[7...0]
  - Data 3: 01hex, 3rd Parameter of the DCS, End Column EC[15...8]
  - Data 4: 3Fhex, 4th Parameter of the DCS, End Column EC[7...0]
- Packet Footer (PF)

This is defined on the Short Packet (SPa) as follows.

### Packet Header (PH)

$\leq$																	01			II	II		11								$\geq$
				)I				W	C(Le	east	Siç	nifi	can	t By	te)	W	C(M	lost	Sig	nific	cant	Ву	te)				EC	C			
			39l	nex							05l	nex							00h	nex							36h	nex			
1	0	0	1	1	1	0	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	1	1	0	0
В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В
0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7
L					-		М	L			1/		IJ		М	L				1	16		М	L		V	1				М
S					21		S	S							S	S					۸.		S	S							S
В		0	F	11	, '	17	В	В		17					В	В	Λ		//		"	C	В	В							В
	1	-11/		_ \	\	- 1.1		1						_ /	7	~	II		11		"				•						—

Time

# Packet Data (PD)

					11	11		11		12																					$\rightarrow$
		Da	ta 0	(D	CS)			[	Data	a 1	(1 <sup>st</sup>	Par	ame	eter	)	[	Data	a 2 (	2 <sup>nd</sup>	Par	am	eter	)		Data	a 3 (	(3 <sup>rd</sup>	Par	ame	eter	)
			30l	nex							001	nex							001	nex							01h	nex			
0	0	0	0	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0
В	В	B 2	Вз	В	B 5	B 6	В 7	В	В	B 2	Вз	В	В 5	В	В 7	В	В	B	Вз	В	B 5	В	В 7	В	В	B 2	Вз	В	B 5	B 6	B 7
L S B		12		_			M S B	L S B							M S B	L S B						U	M S B	L S B				, -			M S B

-Time

#### Packet Data (PD) Packet Footer (PF) Data 4 (4<sup>th</sup> Parameter) CRC(Least Significant Byte) CRC(Most Significant Byte) 3Fhex F5hex 34hex 0 1 1 1 0 1 0 0 1 1 M L S S B B Μ М S B S B S B S Time-

Display Command Set (DCS) Write Long with DCS and 4 Parameters - Example

10/28/2011 115 Version 0.8



NT35510

## Display Command Set (DCS) Read, No Parameter (DCSRN-S), Data Type = 00 0110 (06h)

"Display Command Set (DCS) Read, No Parameter" (DCSRN-S) is always using a Short Packet (SPa), what is defined on Data Type (DT, 00 0110b), from the MCU to the display module. These commands are defined on a table (See chapter "6 Instruction Description") below.

The 1st parameter (Dummy Data) is not returned as it is done in MeSSI-8/16 cases. The first returned parameter is the 2nd parameter in DSI case.

is the 2nd parameter in DSI case.	
Command	
RDNUMED (05h)	
RDDPM (0Ah)	
RDDMADCTR (0Bh)	
RDDCOLMOD (0Ch)	
RDDIM (0Dh)	
RDDSM (0Eh)	
RDDSDR (0Fh)	
RAMRD (2Eh), Note	
RAMRDC (3Eh), Note	
RDDISBV (52h)	
RDCTRLD (54h)	
RDCABC (56h)	
RDFSVM (5Ah)	
RDFSVL (5Bh)	
RDMFFSVM (5Ch)	1
RDMFFSVL (5Dh)	
RDCABCMB (5Fh)	
RDLSCCM (66h)	n
RDLSCCL (67h)	M
RDBWLB (70h)	Λ,
RDBkx (71h)	IJ
RDBky (72h)	
RDWx (73h)	
RDWy (74h)	
RDRGLB (75h)	
RDRx (76h)	
RDRy (77h)	
RDGx (78h)	
RDGy (79h)	
RDBALB (7Ah)	
RDBx (7Bh)	
RDBy (7Ch)	
RDAx (7Dh)	
RDAy (7Eh)	
RDDDBST (A1h)	
RDDDBC (A8h)	
RDFCS (AAh)	
RDCCS (AFh)	
RDID1 (DAh)	
RDID2 (DBh)	
RDID3 (DCh)	

SONFIDENTIAL SOLOSURE ISCLOSURE

10/28/2011 116 Version 0.8



NT35510

The MCU has to define to the display module, what is the maximum size of the return packet. A command, what is used for this purpose, is "Set Maximum Return Packet Size" (SMRPS-S), which Data Type (DT) is 11 0111b and which is using Short Packet (SPa) before the MCU can send "Display Command Set (DCS) Read, No Parameter" to the display module. This same sequence is illustrated for reference purposes below.



10/28/2011 117 Version 0.8




### Step 1:

- The MCU sends "Set Maximum Return Packet Size" (Short Packet (SPa)) (SMRPS-S) to the display module when it wants to return one byte from the display module
- Data Identification (DI)
  - Virtual Channel (VC, DI[7...6]): 00b
  - Data Type (DT, DI[5...0]): 11 0111b
- Maximum Return Packet Size (MRPS)
  - Data 0: 01hex Data 1: 00hex
- Error Correction Code (ECC)

												F	ac	ke	t H	ea	de	r (F	РΗ	)												, 1
1									Ma	axir	nu	m	Re	tur	n F	ac	ke	t S	ize	e(M	RF	PS)	)							1		
															_	_							$\overline{}$		7 6		1		//			
				ΟI				MF	RPS	(Le				nt By	/te)	MF	RPS	S(Mc		_		nt By	yte)					CC				
			37	hex							01	hex							001	hex							1D	hex				
1	1	1	0	1	1	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	1	1	0	0	0	
В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	
0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7	
L							М								М	L	M	М	Λ		n		М	L	١.,			71	L		М	
S							S	S					((		S	S	/	7/	U				S	S	$\mathcal{U}$	١٢		))	17		S	
B							В	В	<u>,</u>	_ (		V	$\mathbb{N}$		В	В		V					В	В		W		K	- //		В	
							_			_	_		_//		Tir	ne	_						7 ,	_//	_	$L_{I}$	I	7	$\overline{N}$			
۱	Set	Ma	ıixı	mu	m	Re	etu	rn	Pa	ck	et	Siz	ze (	(SI	_			) -	Ex	an	lar	e		$/\!/$		))	N				-	I

### Step 2:

- The MCU wants to receive a value of the "Read ID1 (DAh)" from the display module when the MCU sends "Display Command Set (DCS) Read, No Parameter" to the display module
- Data Identification (DI)
  - Virtual Channel (VC, DI[7...6]): 00b
  - Data Type (DT, DI[5...0]): 00 0110b
- Packet Data (PD)
  - Data 0: "Read ID1 (DAh)", Display Command Set (DCS)
  - Data 1: Always 00hex
- Error Correction Code (ECC)



Step 3: The display module can send 2 different information to the MCU after Bus Turnaround (BTA)

- 1. An acknowledge with Error Report (AwER), which is using a Short Packet (SPa), if there is an error to receive a command. See section "Acknowledge with Error Report (AwER)".
- 2. Information of the received command. Short Packet (SPa) or Long Packet (LPa)

10/28/2011 118 Version 0.8



# Null Packet, No Data (NP-L), Data Type = 00 1001 (09h)


"Null Packet, No Data" (NP-L) is always using a Long Packet (LPa), what is defined on Data Type (DT, 001001b), from the MCU to the display module. The purpose of this command is keeping data lanes in the high speed mode (HSDT), if it is needed. The display module is ignored Packet Data (PD) what the MCU is sending.

Long Packet (LPa), when 5 random data bytes of the Packet Data (PD) were sent, is defined e.g.

- Data Identification (DI)
  - Virtual Channel (VC, DI[7...6]): 00b
  - Data Type (DT, DI[5...0]): 00 1001b
- Word Count (WC)
  - Word Count (WC): 0005h
- Error Correction Code (ECC)
- Packet Data (PD):
  - Data 0: 89h (Random data)
  - Data 1: 23h (Random data)
  - Data 2: 12h (Random data)
  - Data 3: A2h (Random data)
  - Data 4: E2h (Random data)
- Packet Footer (PF)

This is defined on the Long Packet (LPa) as follows.

Packet Header (PH)



#### Packet Data (PD)

			II																												$\overline{}$
		Da	ta 0	(D	CS)				Data	a 1	(1 <sup>st</sup>	Par	am	eter	)	[	Data	a 2 (	(2 <sup>nd</sup>	Pai	ram	eter	)		Dat	a 3	(3 <sup>rd</sup>	Par	ame	eter	)
			891	nex							231	hex							121	hex							A2	hex			
1	0	0	1	0	0	0	1	1	1	0	0	0	1	0	0	0	1	0	0	1	0	0	0	0	1	0	0	0	1	0	1
В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В
0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7
L							М	L							М	L							М	Г							M
S							S	S							S	S							S	S							S
В							В	В	l						В	В							В	В							В
	,						_	-	'						<del>-</del> -		,					. '			l,					٠	_

-Time

	F	ac	ke	t D	ata	a (I	PD	)					Ρ	ac	ket	F	oot	er	(PI	=)				
	_				_			$\overline{}$	_	_						_	_							_
	I	Data	a 4	(4 <sup>th</sup>	Par	am	eter	)	CR	C(L	eas	t Si	gnif	icar	nt B	yte)	CR	C (I	Mos	t Si	gnif	icar	nt B	yte)
				E2	hex							591	hex							291	nex			
	0	1	0	0	0	1	1	1	1	0	0	1	1	0	1	0	1	0	0	1	0	1	0	0
	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В
	0	1	2	3	4	5	6	1	0	1	2	3	4	5	6	1	0	1	2	3	4	5	6	/
	L							M	L							M	L							M
	S							S	S							S	S							s
\	В							В	В							В	В							В
_											_Т	im	e_											╮

Null Packet, No Data (NP-L) - Example

10/28/2011 119 Version 0.8



NT35510

### End of Transmission Packet (EoTP), Data Type = 00 1000 (08h)

"End of Transmission Packet" (EoTP) is always using a Short Packet (SPa), what is defined on Data Type (DT, 001000b), from the MCU to the display module. The purpose of this command is terminated the high speed mode (HPDT) properly when there is added this extra packet after the last payload packet before "End of Transmission" (EoT), which is an interface level functionality.

The MCU can decide if it want to use the "End of Transmission Packet" (EoTP) or not. The NT35510 has the capability to support both: i.e. If MCU applies the EoTP, it shall report the "DSI Protocol Violation" error when the EoTP is not detected in the high speed (HS). This error reporting can be enable/disable by bit DIS\_EoTP\_HS of command B100h (page 0).

The display module is or isn't receiving "End of Transmission Packet" (EoTP) from the MCU during the Low Power Data Transmission (LPDT) mode before "Marked-1" (=leaving Escape mode) what ends the Low Power Data Transmission (LPDT) mode.

The display module is not allowed to send "End of Transmission Packet" (EoTP) to MCU during the Low Power Data Transmission (LPDT) mode.

The summary of the receiving and transmitting EoTP is listed below.

Receiving and Transmitting EoTP during LPDT

Direction	Display Module (DM) in	Display Module (DM) in
Direction	High Speed Data Transmission (HPDT)	Low Power Data Transmission (LPDT)
MCU => Display Driver	With or Without EoTP is Supported	With or Without EoTP is Supported
Diaplay Driver - MCII	HS Mode is not available	EoTP can not be sent by
Display Driver => MCU	(EoTP is not available)	the Display Driver

10/28/2011 120 Version 0.8




NT35510

Short Packet (SPa) is using a fixed format as follow


- Data Identification (DI)
  - Virtual Channel (VC, DI[7...6]): 00b
  - Data Type (DT, DI[5...0]): 00 1000b
- Packet Data (PD):
  - Data 0: 0Fh
  - Data 1: 0Fh
- Error Correction Code (ECC)
  - ECC: 01h





# **End of Transmission Packet (EoTP)**

Some use case of the "End of Transmission Packet" (EoTP) are illustrated only for reference purpose below.



**End of Transmission Packet (EoTP) - Examples** 



NT35510

## Sync Event (H Start, H End, V Start, V End), Data Type = xx 0001 (x1h)

Sync Events are Short packets and, therefore, can time-accurately represent events like the start and end of sync pulses. As "start" and "end" are separate and distinct events, the length of sync pulses, as well as position relative to active pixel data, e.g. front and back porch display timing, may be accurately conveyed to the peripheral. The Sync Events are defined as follows:

- Data Type = 00 0001 (01h) V Sync Start
- Data Type = 01 0001 (11h) V Sync End
- Data Type = 10 0001 (21h) H Sync Start
- Data Type = 11 0001 (31h) H Sync End

In order to represent timing information as accurately as possible a V Sync Start event represents the start of the VSA and also implies an H Sync Start event for the first line of the VSA. Similarly, a V Sync End event implies an H Sync Start event for the last line of the VSA.

Sync events should occur in pairs, Sync Start and Sync End, if accurate 1054 pulse-length information needs to be conveyed. Alternatively, if only a single point (event) in time is required, a single sync event (normally, Sync Start) may be transmitted to the peripheral. Sync events may be concatenated with blanking packets to convey inter-line timing accurately and avoid the overhead of switching between LPS and HS for every event. Note there is a power penalty for keeping the data line in HS mode, however. Display modules that do not need traditional sync/blanking/pixel timing should transmit pixel data in a high-speed burst then put the bus in Low Power Mode, for reduced power consumption. The recommended burst size is a scan line of pixels, which may be temporarily stored in a line buffer on the display module.

### Color Mode On Command, and, Data Type = 01 0010 (12h)

Color Mode On is a Short packet command that switches a Video Mode display module to 8-colors mode for power saving.

# Color Mode Off Command, Data Type = 00 0010 (02h)

Color Mode Off is a Short packet command that returns a Video Mode display module from 8-colors mode to normal display operation.

## Shutdown Peripheral Command, Data Type = 10 0010 (22h)

Shutdown Peripheral command is a Short packet command that turns off the display in a Video Mode display module for power saving. Note the interface shall remain powered in order to receive the turn-on, or wake-up, command.


### Turn On Peripheral Command, Data Type = 11 0010 (32h)

Turn On Peripheral command is Short packet command that turns on the display in a Video Mode display module for normal display operation.

### Blanking Packet (Long), Data Type = 01 1001 (19h)

A Blanking packet is used to convey blanking timing information in a Long packet. Normally, the packet represents a period between active scan lines of a Video Mode display, where traditional display timing is provided from the host processor to the display module. The blanking period may have *Sync Event* packets interspersed between blanking segments. Like all packets, the Blanking packet contents shall be an integer number of bytes. Blanking packets may contain arbitrary data as payload. The Blanking packet consists of the DI byte, a two-byte WC, an ECC byte, a payload of length WC bytes, and a two-byte checksum.

## Packed Pixel Stream, 16-bit Format, Long packet, Data Type = 00 1110 (0Eh)



# 16-bit per Pixel – RGB Color Format, Long packet


Packed Pixel Stream 16-Bit Format is a Long packet used to transmit image data formatted as 16-bit pixels to a Video Mode display module. The packet consists of the DI byte, a two-byte WC, an ECC byte, a payload of length WC bytes and a two-byte checksum. Pixel format is five bits red, six bits green, five bits blue, in that order. Note that the "Green" component is split across two bytes. Within a color component, the LSB is sent first, the MSB last.

With this format, pixel boundaries align with byte boundaries every two bytes. The total line width (displayed plus non-displayed pixels) should be a multiple of two bytes.

Normally, the display module has no frame buffer of its own, so all image data shall be supplied by the host processor at a sufficiently high rate to avoid flicker or other visible artifacts.

10/28/2011 123 Version 0.8





# 18-bit per Pixel (Packed) - RGB Color Format, Long packet

Packed Pixel Stream 18-Bit Format (Packed) is a Long packet. It is used to transmit RGB image data formatted as pixels to a Video Mode display module that displays 18-bit pixels The packet consists of the DI byte, a two-byte WC, an ECC byte, a payload of length WC bytes and a two-byte Checksum. Pixel format is red (6 bits), green (6 bits) and blue (6 bits), in that order. Within a color component, the LSB is sent first, the MSB last.


Note that pixel boundaries only align with byte boundaries every four pixels (nine bytes). Preferably, display modules employing this format have a horizontal extent (width in pixels) evenly divisible by four, so no partial bytes remain at the end of the display line data. If the active (displayed) horizontal width is not a multiple of four pixels, the transmitter shall send additional fill pixels at the end of the display line to make the transmitted width a multiple of four pixels. The receiving peripheral shall not display the fill pixels when refreshing the display device. For example, if a display device has an active display width of 399 pixels, the transmitter should send 400 pixels in one or more packets. The receiver should display the first 399 pixels and discard the last pixel of the transmission.

With this format, the total line width (displayed plus non-displayed pixels) should be a multiple of four pixels (nine bytes).

10/28/2011 124 Version 0.8

With respect to the information represented in this document, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.





### 18-bit per Pixel (Loosely Packed) - RGB Color Format, Long packet

ixel n-

In the 18-bit Pixel Loosely Packed format, each R, G, or B color component is six bits but is shifted to the upper bits of the byte, such that the valid pixel bits occupy bits [7:2] of each byte. Bits [1:0] of each payload byte representing active pixels are ignored. As a result, each pixel requires three bytes as it is transmitted across the Link. This requires more bandwidth than the "packed" format, but requires less shifting and multiplexing logic in the packing and unpacking functions on each end of the Link.

-Variable Size Payload (Last Three Pixels in Nine Bytes)-

-Time-


This format is used to transmit RGB image data formatted as pixels to a Video Mode display module that displays 18-bit pixels. The packet consists of the DI byte, a two-byte WC, an ECC byte, a payload of length WC bytes and a two-byte Checksum. The pixel format is red (6 bits), green (6 bits) and blue (6 bits) in that order. Within a color component, the LSB is sent first, the MSB last.

With this format, pixel boundaries align with byte boundaries every three bytes. The total line width (displayed plus non-displayed pixels) should be a multiple of three bytes.

10/28/2011 125 Version 0.8

With respect to the information represented in this document, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.





# 24-bit per Pixel – RGB Color Format, Long packet

Packed Pixel Stream 24-Bit Format is a Long packet. It is used to transmit image data formatted as 24-bit pixels to a Video Mode display module. The packet consists of the DI byte, a two-byte WC, an ECC byte, a payload of length WC bytes and a two-byte Checksum. The pixel format is red (8 bits), green (8 bits) and blue (8 bits), in that order. Each color component occupies one byte in the pixel stream; no components are split across byte boundaries. Within a color component, the LSB is sent first, the MSB last.

-Time-

With this format, pixel boundaries align with byte boundaries every three bytes. The total line width (displayed plus non-displayed pixels) should be a multiple of three bytes.

10/28/2011 126 Version 0.8



### 5.3.2.3.2.2 PACKET FROM THE DISPLAY MODULE TO THE MCU

### **Used Packet Types**


The display module is always using Short Packet (SPa) or Long Packet (LPa), when it is returning information to the MCU after the MCU has requested information from the Display Module. This information can be a response of the Display Command Set (DCS) (See chapter "5.3.2.3.2.1 Display Command Set (DCS) Read, No Parameter" (DCSRN-S)) or an Acknowledge with Error Report (See chapter: "5.3.2.3.2.2 Acknowledge with Error Report (AwER)" (AwER)).

The used packet type is defined on Data Type (DT). See chapter "5.3.2.3.1.3 Data Type (DT)".

A number of the return bytes are more than the maximum size of the Packet Data (PD) on Long Packet (LPa) or Short Packet (SPa) when the display module is sending return bytes in several packets until all return bytes have been sent from the display module to the MCU.

It is not possible that the display module is sending return bytes in several packets even if the maximum size of the Packet Data (PD) could be sent on a packet.

Both cases are illustrated for reference purposes below.



Return Bytes on Several Packets - Not Possible

**Data Types for Display Module-sourced Packets** 


Data Type Hex	Data Type Binary	Symbol	Description	Packet Size
02h	00 0010	AwER	Acknowledge & Error Report	Short
1Ch	01 1100	DCSRR-L	DCS Long Read Response	Long
21h	10 0001	DCSRR1-S	DCS Short Read Response, 1 Byte returned	Short
22h	10 0010	DCSRR2-S	DCS Short Read Response, 2 Byte returned	Short
1Ah	01 1010	GENRR-L	Generic Long Read Response	Long
11h	01 0001	GENRR1-S	Generic Short Read Response, 1 Byte returned	Short
12h	01 0010	GENRR2-S	Generic Short Read Response, 2 Byte returned	Short

10/28/2011 127 Version 0.8



NT35510

The display module is return 2 packets (1<sup>st</sup> packet: Data, 2<sup>nd</sup> packet Acknowledge with Error Report ) to the MCU when the display module has received a read command. See section "Display Command Set (DCS) Read, No Parameter (DCSRN-S)" where has been detected and corrected a single bit error by the EEC (See bit 8 on Table" Acknowledge with Error Report (AwER) for Short Packet (SPa) Response"). This return packets are illustrated for reference purpose below.





NT35510

# Acknowledge with Error Report (AwER), Data Type = 00 0010(02h)

"Acknowledge with Error Report" (AwER) is always using a Short Packet (SPa), what is defined on Data Type (DT, 00 0010b), from the display module to the MCU.

The Packet Data (PD) can include bits, which are defining the current error, when a corresponding bit is set to '1', as they are defined on the following table.

## Acknowledge with Error Report (AwER) for Long Packet (LPa) Response

Bit	Description
0	SoT Error
1	SoT Sync Error
2	EoT Sync Error
3	Escape Mode Entry Command Error
4	Low-Power Transmit Sync Error
5	Any Protocol Timer Time-Out
6	False Control Error
7	Contention is Detected on the Display Module
8	ECC Error, single-bit (detected and corrected)
9	ECC Error, multi-bit (detected, not corrected)
10	Checksum Error (Long packet only)
11	DSI Data Type (DT) Not Recognized
12	DSI Virtual Channel (VC) ID Invalid
13	Invalid Transmission Length
14	Reserved, Set to '0' internally
15	DSI Protocol Violation

Acknowledge with Error Report (AWER) for Short Packet (SPa) Response

Bit	Description
0	SoT Error
1111	SoT Sync Error
2	EoT Sync Error
3	Escape Mode Entry Command Error
4	Low-Power Transmit Sync Error
5	Any Protocol Timer Time-Out
6	False Control Error
7	Contention is Detected on the Display Module
8	ECC Error, single-bit (detected and corrected)
9	ECC Error, multi-bit (detected, not corrected)
10	Set to "0" internally (Only for Long Packet (LP))
11	DSI Data Type (DT) Not Recognized
12	DSI Virtual Channel (VC) ID Invalid
13	Invalid Transmission Length
14	Reserved, Set to '0' internally
15	DSI Protocol Violation

These errors are only included on the last packet, which has been received from the MCU to the display module before Bus Turnaround (BTA).

The display module ignores the received packet which includes error or errors.

10/28/2011 129 Version 0.8




NT35510

Acknowledge with Error Report (AwER) of the Short Packet (SPa) is defined e.g.


- Data Identification (DI)
  - Virtual Channel (VC, DI[7...6]): 00b
  - Data Type (DT, DI[5...0]): 00 0010b
- Packet Data (PD):
  - Bit 8: ECC Error, single-bit (detected and corrected)
  - AwER: 0100h
- Error Correction Code (ECC)

This is defined on the Short Packet (SPa) as follows.



# Acknowledge with Error Report (AWER) Example

It is possible that the display module has received several packets, which have included errors, from the MCU before the MCU is doing Bus Turnaround (BTA). Some examples are illustrated for reference purposes below.



**Errors Packets** 




PRELIMINARY NT35510

Therefore, there is needed a method to check if there has been errors on the previous packets. These errors of the previous packets can check "Read Display Signal Mode (0Eh)" and "Read Number of the Errors on DSI (05h)" commands.

The bit D0 of the "Read Display Signal Mode (0Eh)" command has been set to '1' if a received packet includes an error.

The number of the packets, which are including an ECC or CRC error, are calculated on the RDNUMED register, which can read "Read Number of the Errors on DSI (05h)" command. This command also sets the RDNUMED register to 00h as well as set the bit D0 of the "Read Display Signal Mode (0Eh)" command to '0' after the MCU has read the RDNUMED register from the display module.

The functionality of the RDNUMED register is illustrated for reference purposes below.



#### Notes:

- 1. This information can Interface or Packet Level Communication but it is always from the MCU to the display module in this case.
- 2. CRC or ECC error.

10/28/2011 131 Version 0.8



### DCS Read Long Response (DCSRR-L), Data Type = 01 1100(1Ch)

"DCS Read Long Response" (DCSRR-L) is always using a Long Packet (LPa), what is defined on Data Type (DT, 01 1100b), from the display module to the MCU. "DCS Read Long Response" (DCSRR-L) is used when the display module wants to response a DCS Read command, which the MCU has sent to the display module.

"DCS Read Long Response" (DCSRR-L) is used when the display module wants to response a DCS Read command, which the MCU has sent to the display module.

Long Packet (LPa), which includes 5 data bytes of the Packet Data (PD), is defined e.g.

- Data Identification (DI)
  - Virtual Channel (VC, DI[7...6]): 00b
  - Data Type (DT, DI[5...0]): 01 1100b
- Word Count (WC)
  - Word Count (WC): 0005h
- Error Correction Code (ECC)
- Packet Data (PD):
  - Data 0: 89h
  - Data 1: 23h
  - Data 2: 12h
  - Data 3: A2h
  - Data 4: E2h
- Packet Footer (PF)

This is defined on the Long Packet (LP) as follows

ows. Packet Header (PH)

_		15		ハト		١ د	V												II		_ \	15									$\geq$
				ΟI				W	C(L	east	Siç	gnifi	can	t By	rte)	W	C(M	lost	Sig	nifi	cant	Ву	te)				E	CC			
			1C	hex							051	hex							001	nex							291	nex			
0	0	1	1	1	0	0	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	1	0	1	0	0
B 0	B 1	B 2	B 3	B 4	B 5	B 6	В 7	B 0	B 1	B 2	B 3	B 4	B 5	B 6	B 7	B 0	B 1	B 2	B 3	B 4	B 5	B 6	В 7	B 0	B 1	B 2	B 3	B 4	В 5	B 6	B 7
L S B	2		N	((			M S B	L S B				7,			МSВ	LSB							M S B	L S B							M S B
	11		$\mathcal{A}_{i}$	H			)_								Tir	ne															

#### Packet Data (PD)

	$\overline{}$																															$\overline{}$
			Da	ta 0	(D	CS)				Data	a 1	(1 <sup>st</sup>	Par	am	eter	)		Data	a 2	(2 <sup>na</sup>	Pai	ram	eter	)		Dat	a 3	(3 <sup>rd</sup>	Par	am	eter	)
				891	hex							23	hex							12	hex							A2l	hex			
	1	0	0	1	0	0	0	1	1	1	0	0	0	1	0	0	0	1	0	0	1	0	0	0	0	1	0	0	0	1	0	1
	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В
	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7
	L							М	L							M	L							M	L						П	M
	S	1						s	S							S	S							S	S							S
\	В	l						В	В							В	В							В	В							В
/	_	,						_	_	J							<u> </u>	•						_	_	•						_

Time

	F	Pac	cke	t D	ata	a (I	PD	)					Ρ	ac	ket	F	oot	er	(PI	=)				
/	_				_			_	_							_	_						_	_
		Data	a 4	(4 <sup>th</sup>	Par	am	eter	)	CR	C(L			_		nt B	yte)	CR	C (I	Mos	t Si	gnif	icar	nt B	yte)
				E2	hex							591	nex							291	nex			
	0	1	0	0	0	1	1	1	1	0	0	1	1	0	1	0	1	0	0	1	0	1	0	0
	0 B	В 1	В 2	В 3	В 4	В 5	6 B	В 7	0 B	В 1	В 2	3 3	В 4	В 5	8 6	В 7	0 B	1 1	В 2	3 3	В 4	В 5	В 6	В 7
	L S B							M S B	L S B	Γ						M S B	L S B							M S B
_											_T	im	e_											→

DCS Read Long Response (DCSRR-L) - Example

10/28/2011 132 Version 0.8



PRELIMINARY NT35510


## DCS Read Short Response, 1 Byte Returned (DCSRR1-S), Data Type = 10 0001(21h)

"DCS Read Short Response, 1 Byte Returned" (DCSRR1-S) is always using a Short Packet (SPa), what is defined on Data Type (DT, 10 0001b), from the display module to the MCU. "DCS Read Short Response, 1 Byte Returned" (DCSRR1-S) is used when the display module wants to response a DCS Read command, which the MCU has sent to the display module.

Short Packet (SPa) is defined e.g.

- Data Identification (DI)
  - Virtual Channel (VC, DI[7...6]): 00b
  - Data Type (DT, DI[5...0]): 10 0001b
- Packet Data (PD):
  - Data 0: 45h
  - Data 1: 00h (Always)
- Error Correction Code (ECC)

This is defined on the Short Packet (SP) as follows.



DCS Read Short Response, 1 Byte Returned (DCSRR1-S) - Example



NT35510


# DCS Read Short Response, 2 Bytes Returned (DCSRR2-S), Data Type = 10 0010(22h)

"DCS Read Short Response, 2 Bytes Returned" (DCSRR2-S) is always using a Short Packet (SPa), what is defined on Data Type (DT, 10 0010b), from the display module to the MCU. "DCS Read Short Response, 2 Bytes Returned" (DCSRR2-S) is used when the display module wants to response a DCS Read command, which the MCU has sent to the display module.

Short Packet (SPa) is defined e.g.

- Data Identification (DI)
  - Virtual Channel (VC, DI[7...6]): 00b
  - Data Type (DT, DI[5...0]): 10 0010b
- Packet Data (PD):
  - Data 0: 45h
  - Data 1: 32h
- Error Correction Code (ECC)

This is defined on the Short Packet (SPa) as follows.



DCS Read Short Response, 2 Bytes Returned (DCSRR2-S) - Example



IARY NT35510




## Generic Read Long Response (GENRR-L), Data Type = 01 1010(1Ah)

"Generic Read Long Response" (GENRR-L) is always using a Long Packet (LPa), what is defined on Data Type (DT, 01 1010b), from the display module to the MCU. "Generic Read Long Response" (GENRR-L) is used when the display module wants to response a Generic Read command, which the MCU has sent to the display module. Long Packet (LPa), which includes 5 data bytes of the Packet Data (PD), is defined e.g.

- Data Identification (DI)
  - Virtual Channel (VC, DI[7...6]): 00b
  - Data Type (DT, DI[5...0]): 01 1010b
- Word Count (WC)
  - Word Count (WC): 0005h
- Error Correction Code (ECC)
- Packet Data (PD):
  - Data 0: 89h
  - Data 1: 23h
  - Data 2: 12h
  - Data 3: A2h
  - Data 4: E2h
- Packet Footer (PF)


This is defined on the Long Packet (LP) as follows.



#### Packet Data (PD)

		Dat	ta 0					Data	a 1 (	(1 <sup>st</sup>	Par	ame	eter	)		Data	12 (	2 <sup>nd</sup>	Par	am	eter	)	[	Data	a 3 (	(3 <sup>rd</sup>	Par	ame	eter)	)
		891	nex							23h	nex							12h	nex							A2ł	nex			
0	0	1	0	0	0	1	1	1	0	0	0	1	0	0	0	1	0	0	1	0	0	0	0	1	0	0	0	1	0	1
В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В
1	2	3	4	5	6	7	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7
						М	L							М	L							М	L							М
						S	S							S	S							S	S							S
j						В	В							В	В							В	В							В
	0 B 1	0 0 B B 1 2	0 0 1 B B B		0 0 1 0 0 B B B B B	0 0 1 0 0 B B B B B B	0 0 1 0 0 0 0 1 B B B B B B B B B B B B B B B B B B B	0 0 1 0 0 0 1 1 B B B B B B B B B B 1 2 3 4 5 6 7 0 M L S S	0 0 1 0 0 0 1 1 1 1 1 B B B B B B B B B	0 0 1 0 0 0 1 1 1 1 0 B B B B B B B B B B B B B B B B B B B	0 0 1 0 0 0 0 1 1 1 0 0 B B B B B B B B B B B B B B B B 1 2 3 4 5 6 7 0 1 2 3 M L S S	0 0 1 0 0 0 0 1 1 1 1 0 0 0 0 B B B B B	0 0 1 0 0 0 1 1 1 1 0 0 0 1 1 1 1 0 0 0 1 1 B B B B	0 0 1 0 0 0 1 1 1 1 1 0 0 0 1 1 0 B B B B	0 0 1 0 0 0 1 1 0 0 0 1 1 1 0 0 0 0 1 0	B     B <th>0 0 1 0 0 0 1 1 1 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 0 0 1 0 0 0 1 0 0 0 1 0 0 0 0 1 0 0 0 0 1 0 0 0 0 1 0 0 0 0 1 0 0 0 0 1 0</th> <th>0 0 1 0 0 0 1 1 1 1 1 0 0 0 0 1 1 0 0 0 1 0 0 1 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 0 1 0</th> <th>0 0 1 0 0 0 1 1 1 1 1 0 0 0 0 1 1 0 0 0 0 1 0</th> <th>0 0 1 0 0 0 1 1 1 1 1 0 0 0 0 1 1 0 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 0 0 1 0 0 0 1 0 0 0 0 1 0 0 0 0 1 0 0 0 0 1 0 0 0 0 1 0 0 0 0 1 0 0 0 0 0 1 0 0 0 0 0 1 0 0 0 0 0 1 0</th> <th>0 0 1 0 0 0 1 1 1 1 1 0 0 0 0 1 1 0 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0</th> <th>0 0 1 0 0 0 1 1 1 1 1 0 0 0 0 1 1 0 0 0 1 0 0 0 1 0 0 0 1 0</th> <th>0 0 1 0 0 0 1 1 1 1 1 0 0 0 0 1 1 0 0 0 1 0</th> <th>0 0 1 0 0 0 1 1 1 1 1 0 0 0 0 1 1 0 0 0 0 1 0</th> <th>0 0 1 0 0 0 1 1 1 1 1 0 0 0 0 1 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 0 1 0 0 0 0 1 0 0 0 0 0 1 0 0 0 0 0 0 1 0</th> <th>0 0 1 0 0 0 1 1 1 1 1 0 0 0 0 1 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 0 1 0</th> <th>0 0 1 0 0 0 1 1 1 1 1 0 0 0 1 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 0 1 0 0 0 0 1 0 0 0 0 1 0 0 0 0 1 0 0 0 0 0 1 0</th> <th>0 0 1 0 0 0 1 1 1 1 1 0 0 0 1 1 0 0 0 1 0 0 0 1 0 0 0 0 1 0</th> <th>0 0 1 0 0 0 1 1 1 1 1 0 0 0 1 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 0 1 0 0 0 0 1 0 0 0 0 1 0</th> <th>0 0 1 0 0 0 1 1 1 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 0 1 0 0 0 0 1 0</th>	0 0 1 0 0 0 1 1 1 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 0 0 1 0 0 0 1 0 0 0 1 0 0 0 0 1 0 0 0 0 1 0 0 0 0 1 0 0 0 0 1 0 0 0 0 1 0	0 0 1 0 0 0 1 1 1 1 1 0 0 0 0 1 1 0 0 0 1 0 0 1 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 0 1 0	0 0 1 0 0 0 1 1 1 1 1 0 0 0 0 1 1 0 0 0 0 1 0	0 0 1 0 0 0 1 1 1 1 1 0 0 0 0 1 1 0 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 0 0 1 0 0 0 1 0 0 0 0 1 0 0 0 0 1 0 0 0 0 1 0 0 0 0 1 0 0 0 0 1 0 0 0 0 0 1 0 0 0 0 0 1 0 0 0 0 0 1 0	0 0 1 0 0 0 1 1 1 1 1 0 0 0 0 1 1 0 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0	0 0 1 0 0 0 1 1 1 1 1 0 0 0 0 1 1 0 0 0 1 0 0 0 1 0 0 0 1 0	0 0 1 0 0 0 1 1 1 1 1 0 0 0 0 1 1 0 0 0 1 0	0 0 1 0 0 0 1 1 1 1 1 0 0 0 0 1 1 0 0 0 0 1 0	0 0 1 0 0 0 1 1 1 1 1 0 0 0 0 1 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 0 1 0 0 0 0 1 0 0 0 0 0 1 0 0 0 0 0 0 1 0	0 0 1 0 0 0 1 1 1 1 1 0 0 0 0 1 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 0 1 0	0 0 1 0 0 0 1 1 1 1 1 0 0 0 1 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 0 1 0 0 0 0 1 0 0 0 0 1 0 0 0 0 1 0 0 0 0 0 1 0	0 0 1 0 0 0 1 1 1 1 1 0 0 0 1 1 0 0 0 1 0 0 0 1 0 0 0 0 1 0	0 0 1 0 0 0 1 1 1 1 1 0 0 0 1 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 0 1 0 0 0 0 1 0 0 0 0 1 0	0 0 1 0 0 0 1 1 1 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 0 1 0 0 0 0 1 0

-Time



Generic Read Long Response (GENRR-L) - Example

10/28/2011 135 Version 0.8








# Generic Read Short Response, 1 Byte Returned (GENRR1-S), Data Type = 01 0001(11h)

"Generic Read Short Response, 1 Byte Returned" (GENRR1-S) is always using a Short Packet (SPa), what is defined on Data Type (DT, 01 0001b), from the display module to the MCU. "Generic Read Short Response, 1 Byte Returned" (GENRR1-S) is used when the display module wants to response a Generic Read command, which the MCU has sent to the display module.

Short Packet (SPa) is defined e.g.

- Data Identification (DI)
  - Virtual Channel (VC, DI[7...6]): 00b
  - Data Type (DT, DI[5...0]): 01 0001b
- Packet Data (PD):
  - Data 0: 45h
  - Data 1: 00h (Always)
- Error Correction Code (ECC)

This is defined on the Short Packet (SP) as follows.



Generic Read Short Response, 1 Byte Returned (GENRR1-S) - Example



NT35510


## Generic Read Short Response, 2 Bytes Returned (GENRR2-S), Data Type = 01 0010(12h)

"Generic Read Short Response, 2 Bytes Returned" (GENRR2-S) is always using a Short Packet (SPa), what is defined on Data Type (DT, 01 0010b), from the display module to the MCU. "Generic Read Short Response, 2 Bytes Returned" (GENRR2-S) is used when the display module wants to response a Generic Read command, which the MCU has sent to the display module.

Short Packet (SPa) is defined e.g.

- Data Identification (DI)
  - Virtual Channel (VC, DI[7...6]): 00b
  - Data Type (DT, DI[5...0]): 01 0010b
- Packet Data (PD):
  - Data 0: 45h
  - Data 1: 32h
- Error Correction Code (ECC)

This is defined on the Short Packet (SP) as follows.



Generic Read Short Response, 2 Bytes Returned (GENRR2-S) - Example





#### **5.3.2.3.3 COMMUNICATION SEQUENCES**

#### 5.3.2.3.3.1 GENERAL

The communication sequences can be done on interface or packet levels between the MCU and the display module. See chapters "Interface Level Communication" and "Packet Level Communication".

This communication sequence description is for DSI data lanes and it has been assumed that the needed low level communication is done on DSI clock lanes (DSI-CLK+/-) automatically.

Functions of the interface level communication is described on the following table.

#### Interface Level Communication

Interface Mode	Abbreviation	Interface Action Description
	LP-11	Stop state
	LPDT	Low power data transmission
	ULPS	Ultra-Low power state
Low Power	RAR	Remote application reset
	TEE	Tearing effect event
	ACK	Acknowledge (No error)
	BTA	Bus turnaround
High Speed	HSDT	High speed data transmission

Functions of the packet level communication are described on the following table.

### **Packet Level Communication**

Packet Sender	Abbreviation	Packet Size	Packet Description
	DCSW1-S	SPa	DCS Write, 1 Parameter
	DCSWN-S	SPa	DCS Write, No Parameter
MCU	DCSW-L	LPa (	DCS Write, Long
IVICO	DCSRN-S	SPa	DCS Read, No Parameter
$W \cap W = W \cap W$	SMRPS-S	SPa	Set maximum return packet size
	NP-L	<b>L</b> Pa	Null packet, No data
	AWER	SPa	Acknowledge with error report
Dioplay Madula	DCSRR-L	LPa	DCS Read, Long Response
Display Module	DCSRR1-S	SPa	DCS Read, Short Response
	DCSRR2-S	SPa	DCS Read, Short Response

10/28/2011 138 Version 0.8



#### **5.3.2.3.3.2 SEQUENCES**

### DCS Write, 1 Parameter Sequence

A Short Packet (SPa) of "Display Command Set (DCS) Write, 1 Parameter (DCSW1-S)" is defined on chapter "Display Command Set (DCS) Write, 1 Parameter (DCSW1-S)" and example sequences, how this packet is used, is described on following tables.

DCS Write, 1 Parameter Sequence - Example 1

	MO	CU		Display	Module	
Line	Packet Sender	Interface Mode Control	Information Direction	Interface Mode Control	Packet Sender	Comment
1	-	LP-11	=>	-	-	Start
2	DCSW1-S	LPDT	=>	-	-	
3	-	LP-11	=>	-	-	End

DCS Write, 1 Parameter Sequence - Example 2

		MC	CU		Display	Module	
L	ine	Packet Sender	Interface Mode Control	Information Direction	Interface Mode Control	Packet Sender	Comment
	1	-	LP-11	=	1111/		Start
	2	DCSW1-S	HSDT	n k= \\		<u> </u>	
	3	EoTP	HSDT	=>	-		End of Transmission Packet
	4	-	LP-11	=>		211-11	End

DCS Write, 1 Parameter Sequence - Example 3

	MC		ito, i i arainot		Module	
Line	Packet Sender	Interface Mode Control	Information Direction	Interface Mode Control	Packet Sender	Comment
1	-	LP-11	^	ı	1	Start
2	DCSW1-S	HSDT	^	ı	1	
3	EoTP	HSDT	^	-	ı	End of Transmission Packet
4	-	LP-11	=>	-	-	
5	-	ВТА	<=>	ВТА	1	Interface control change from the MCU to the display module
6	-	-	<=	LP-11	-	If no error => goto line 8 If error => goto line 13
7						
8	-	-	<=	ACK	-	No error
9	-	-	<=	LP-11	-	
10	-	ВТА	<=>	ВТА	-	Interface control change from the display module to the MCU
11	-	LP-11	=>	-	-	End
12						
13	-	-	<=	LPDT	AwER	Error report
14	-	-	<=	LP-11	-	
15	-	BTA	<=>	BTA	-	
16	-	LP-11	=>	-	-	End

10/28/2011 139 Version 0.8

With respect to the information represented in this document, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.



## **DCS Write, No Parameter Sequence**

A Short Packet (SPa) of "Display Command Set (DCS) Write, No Parameter (DCSWN-S)" is defined on chapter "Display Command Set (DCS) Write, No Parameter (DCSWN-S)" and example sequences, how this packet is used, is described on following tables.

DCS Write, No Parameter Sequence - Example 1

	MC	CU		Display	Module	
Line	Packet Sender	Interface Mode Control	Information Direction	Interface Mode Control	Packet Sender	Comment
1	-	LP-11	=>	-	-	Start
2	DCSWN-S	LPDT	^	-	-	
3	-	LP-11	=>	-	-	End

DCS Write, No Parameter Sequence - Example 2

	MC	CU		Display	Module	
Line	Packet Sender	Interface Mode Control	Information Direction	Interface Mode Control	Packet Sender	Comment
1	-	LP-11	=>	/h	1 -11-	Start
2	DCSWN-S	HSDT	=>	11-11 /4	\U -	
3	EoTP	HSDT	<b>1</b> =>		- (6	End of Transmission Packet
4	-	LP-11	// = \	<u> </u>		End

DCS Write, No Parameter Sequence - Example 3

	MCU			Display	Module	
Line	Packet Sender	Interface Mode Control	Information Direction	Interface Mode Control	Packet Sender	Comment
	-	LP-11	\\ <del>=</del> }	-	•	Start
2	DCSWN-S	HSDT	=>	-	-	
3	EoTP	HSDT	_^	-	-	End of Transmission Packet
4	-	LP-11	^	ı	ı	
5	-	ВТА	<=>	ВТА	1	Interface control change from the MCU to the display module
6	-	•	<b>&lt;=</b>	LP-11	•	If no error => goto line 8 If error => goto line 13
7						
8	-	ı	<b>\</b> =	ACK	ı	No error
9	-	-	<=	LP-11	-	
10	-	ВТА	<=>	ВТА	-	Interface control change from the display module to the MCU
11	-	LP-11	^	·	1	End
12						
13	-	-	<=	LPDT	AwER	Error report
14	-	-	<=	LP-11	-	
15	-	BTA	<=>	BTA	-	
16	-	LP-11	=>	-	-	End

10/28/2011 140 Version 0.8





## **DCS Write Long Sequence**

A Long Packet (LPa) of "Display Command Set (DCS) Write Long (DCSW-L)" is defined on chapter "Display Command Set (DCS) Write Long (DCSW-L)" and example sequences, how this packet is used, is described on following tables.

DCS Write, Long Sequence - Example 1

	MCU			Display Module		
Line	Packet Sender	Interface Mode Control	Information Direction	Interface Mode Control	Packet Sender	Comment
1	-	LP-11	=>	-	-	Start
2	DCSW-L	LPDT	=>	-	-	7
3	-	LP-11	=>	-	-	End

DCS Write, Long Sequence - Example 2

	MÇU			Display Module		
Line	Packet Sender	Interface Mode Control	Information Direction	Interface Mode Control	Packet Sender	Comment
1	-	LP-11	=>	/h	1 -11-	Start
2	DCSW-L	HSDT	=>	11-11	\ <u>U</u> -	
3	EoTP	HSDT	<b>1</b> =>		- (6	End of Transmission Packet
4	-	LP-11	// =x	<u> </u>		End

DCS Write, Long Sequence - Example 3

	MCU			Display Module		
Line	Packet Sender	Interface Mode Control	Information Direction	Interface Mode Control	Packet Sender	Comment
	-	LP-11	=>	-	-	Start
2	DCSW-L	HSDT	^	ľ	ı	
3	EoTP	HSDT	=>	-	ı	End of Transmission Packet
4	-	LP-11	=>	-	-	
5	-	ВТА	<=>	ВТА	-	Interface control change from the MCU to the display module
6	•	•	<=	LP-11	•	If no error => goto line 8 If error => goto line 13
7						
8	-	-	<=	ACK	-	No error
9	-	-	<=	LP-11	ı	
10	-	ВТА	<=>	ВТА	-	Interface control change from the display module to the MCU
11	-	LP-11	=>	-	-	End
12						
13	-	-	<=	LPDT	AwER	Error report
14	-	-	<=	LP-11	-	
15	-	BTA	<=>	BTA	-	
16	-	LP-11	=>	-	-	End

10/28/2011 141 Version 0.8



NT35510

DCS Write, Long Sequence - Example 4

	MCU			Display Module		
Line	Packet Sender	Interface Mode Control	Information Direction	Interface Mode Control	Packet Sender	Comment
1	-	LP-11	=>	-	ı	Start
2	DCSW-L	HSDT	=>	-	ı	Memory Write (2Ch)
3	DCSW-L	HSDT	=>	-	ı	Memory Write Continue(3Ch)
4	DCSW-L	HSDT	=>	-	ı	Memory Write Continue(3Ch)
5	DCSW1-S	HSDT	=>	-	-	Memory Write Continue(3Ch) with 1 parameter
6	EoTP	HSDT	=>	-	-	End of Transmission Packet
7	-	LP-11	=>	-	-	End



# PRELIMINARY NT35510

## **DCS Read, No Parameter Sequence**

A Short Packet (SPa) of "Display Command Set (DCS) Read, No Parameter (DCSRN-S)" is defined on chapter "Display Command Set (DCS) Read, No Parameter (DCSRN-S)" and example sequences, how this packet is used, is described on following tables.

DCS Read, No Parameter Sequence - Example 1

MCU Display Module						
Line	Packet Sender	Interface Mode Control	Information Direction	Interface Mode Control	Packet Sender	Comment
1	-	LP-11	=>	-	-	Start
2	SMRPS-S	HSDT	=>	-	-	Define how many data byte is wanted to read: 1 byte
3	DCSRN-S	HSDT	=>	1	-	wanted to get a response ID1 (DAh)
4	EoTP	HSDT	=>	1	-	End of Transmission Packet
5	-	LP-11	=>	-	-	
6	-	ВТА	<=>	ВТА		Interface control change from the MCU to the display module
7	-	-		LP-17		If no error => goto line 9 If error => goto line 14 If error is corrected by ECC => go to line 19
8						
9			<b>=</b>	LPDT	DCSRR1-S	Responsed 1 byte return
10	T M		<=	LP-11		
11	-	ВТА	<= <b>&gt;</b>	ВТАЛ		Interface control change from the display module to the MCU
12	-	LP-11	=>	) )	1	End
13						
14	- 0	/ // // /	N N	LPDT	AwER	Error report
15	-		<=	LP-11	-	
16	-	ВТА	<=>	ВТА	-	Interface control change from the display module to the MCU
17	-	LP-11	=>	ı	-	End
18						
19	-	-	<=	LPDT	DCSRR1-S	Responsed 1 byte return
20	-	-	<=	LPDT	AwER	Error Report (Error is Corrected by ECC)
21	-	-	<=	LP-11	-	
22	-	ВТА	<=>	ВТА	-	Interface control change from the display module to the MCU
23	-	LP-11	=>	-	-	End

10/28/2011 143 Version 0.8



NT35510

DCS Read, No Parameter Sequence - Example 2

	MC		ad, NOT draine		Module				
Line	Packet Sender	Interface Mode Control	Information Direction	Interface Mode Control	Packet Sender	Comment			
1	-	LP-11	=>	-	-	Start			
2	SMRPS-S	HSDT	=>	-	-	Define how many data byte is wanted to read : 200 byte			
3	DCSRN-S	HSDT	=>	-	-	wanted to get a response "Memory Read" (2Eh)			
4	EoTP	HSDT	=>	-	-	End of Transmission Packet			
5	-	LP-11	=>	-	-				
6		ВТА	<=>	ВТА	-	Interface control change from the MCU to the display module			
7	-	-	<b>\</b> =	LP-11		If no error => goto line 8 If error => goto line 13 If error is corrected by ECC => go to line 19			
8									
9	-	-	< <b>=</b>	LPDT	DCSRR-L	Responsed 200 bytes return			
10	-	-	<b>4</b>	LP-11	-				
11	-	ВТА	<= <b>&gt;</b>	ВТА		Interface control change from the display module to the MCU			
12	-	LP-11	<u> </u>			End			
13									
14		// // - //	(=1) C	LPDT	AwER	Error report			
15	<i>U   </i>	-	4	LP-11	-				
16		ВТА	<=>	ВТА	-	Interface control change from the display module t to he MCU			
17	-	LP-11	=>	-	-	End			
18									
19	-	-	<=	LPDT	DCSRR-L	Responsed 200 bytes return			
20	-	-	<=	LPDT	AwER	Error Report (Error is Corrected by ECC)			
21	-	-	<=	LP-11	-				
22	-	вта	<=>	ВТА	-	Interface control change from the display module to the MCU			
23	-	LP-11	=>	-	-	End			



NT35510

#### **Null Packet, No Data Sequence**

A Long Packet (LPa) of "Null Packet, No Data (NP-L)" is defined on chapter "Null Packet, No Data (NP-L)" and example sequences, how this packet is used, is described on following tables.

**Null Packet, No Parameter Sequence - Example** 

	M	CU	·	Display	Module	
Line	Packet Sender	Interface Mode Control	Information Direction	Interface Mode Control	Packet Sender	Comment
1	-	LP-11	=>	-	-	Start
2	NP-L	HSDT	=>	-	-	Only high speed data transmission is used.
3	EoTP	HSDT	=>	-	-	End of Transmission Packet
4	-	LP-11	=>	-	-	End

#### **End of Transmission Packet**

A Short Packet (SPa) of "End of Transmission (EoT)" is defined on chapter "End of Transmission Packet (EoT)" and an example sequences, how this packet is used, is described on following tables.

**End of Transmission Packet - Example** 

	MC	CU		Display	Module	
Line	Packet Sender	Interface Mode Control	Information Direction	Interface Mode Control	Packet Sender	Comment
1	-	LP-11	=>			Start
2	NP-L	HSDT				Only high speed data transmission is used.
2	EoTP	HSDT	2       <del> </del>	<u>-</u>	-	End of Transmission Packet
11/3	-	LP-11	\\=\/	-	-	End

10/28/2011 145 Version 0.8



NT35510

#### 5.3.2.4 VIDEO MODE COMMUNICATION

Video Mode peripherals require pixel data delivered in real time. This section specifies the format and timing of DSI traffic for this type of display module.

#### **5.3.2.4.1 TRANSMISSION PACKET SEQUENCES**

DSI supports several formats, or packet sequences, for Video Mode data transmission. The peripheral's timing requirements dictate which format is appropriate. In the following sections, *Burst Mode* refers to time-compression of the RGB pixel (active video) portion of the transmission. In addition, these terms are used throughout the following sections:

- Non-Burst Mode with Sync Pulses enables the peripheral to accurately reconstruct original video timing, including sync pulse widths.
- Non-Burst Mode with Sync Events similar to above, but accurate reconstruction of sync pulse widths is not required, so a single Sync Event is substituted.
- Burst mode RGB pixel packets are time-compressed, leaving more time during a scan line for LP mode (saving power) or for multiplexing other transmissions onto the DSI link.

In the following figures the Blanking or Low-Power Interval (BLLP) is defined as a period during which video packets such as pixel-stream and sync event packets are not actively transmitted to the peripheral. To enable PHY synchronization the host processor should periodically end HS transmission and drive the Data Lanes to the LP state. This transition should take place at least once per frame; shown as LPM in the figures in this section. It is recommended to return to LP state once per scan-line during the horizontal blanking time. Regardless of the frequency of BLLP periods, the host processor is responsible for meeting all documented peripheral timing requirements. Note, at lower frequencies BLLP periods will approach, or become, zero, and burst mode will be indistinguishable from non-burst mode.

During the BLLP the DSI Link may do any of the following:

- Remain in Idle Mode with the host processor in LP-11 state and the peripheral in LP-RX
- Transmit one or more non-video packets from the host processor to the peripheral using Escape Mode
- Transmit one or more non-video packets from the host processor to the peripheral using HS Mode
- If the previous processor-to-peripheral transmission ended with BTA, transmit one or more packets from the peripheral to the host processor using Escape Mode
- Transmit one or more packets from the host processor to a different peripheral using a different Virtual Channel ID


The sequence of packets within the BLLP or RGB portion of a HS transmission is arbitrary. The host processor may compose any sequence of packets, including iterations, within the limits of the packet format definitions. For all timing cases, the first line of a frame shall start with VS; all other lines shall start with HS. This is also true in the special case when VSA+VBP=0. Note that the position of synchronization packets, such as VS and HS, in time is of utmost importance since this has a direct impact on the visual performance of the display panel.

Normally, RGB pixel data is sent with one full scan line of pixels in a single packet. If necessary, a horizontal scan-line of active pixels may be divided into two or more packets. However, individual pixels shall not be split across packets.

10/28/2011 146 Version 0.8

NT35510

Transmission packet components used in the figures in this section are defined in Figure below unless otherwise specified.



DSI Video Mode Interface Timing Legend


If a peripheral timing specification for HBP or HFP minimum period is zero, the corresponding Blanking Packet may be omitted. If the HBP or HFP maximum period is zero, the corresponding blanking packet shall be omitted.

10/28/2011 147 Version 0.8



#### 5.3.2.4.2 NON-BURST MODE WITH SYNC PULSES

With this format, the goal is to accurately convey DPI-type timing over the DSI serial Link. This includes matching DPI pixel-transmission rates, and widths of timing events like sync pulses. Accordingly, synchronization periods are defined using packets transmitting both start and end of sync pulses. An example of this mode is shown in Figure below.



DSI Video Mode Interface Timing: Non-Burst Transmission with Sync Start and End


Normally, periods shown as HSA (Horizontal Sync Active), HBP (Horizontal Back Porch) and HFP (Horizontal Front Porch) are filled by Blanking Packets, with lengths (including packet overhead) calculated to match the period specified by the peripheral's data sheet. Alternatively, if there is sufficient time to transition from HS to LP mode and back again, a timed interval in LP mode may substitute for a Blanking Packet, thus saving power.

10/28/2011 148 Version 0.8



#### **5.3.2.4.3 NON-BURST MODE**

This mode is a simplification of the format described in section 5.3.2.4.2 "Non-Burst Mode with Sync Pulse" .Only the start of each synchronization pulse is transmitted. The peripheral may regenerate sync pulses as needed from each Sync Event packet received. Pixels are transmitted at the same rate as they would in a corresponding parallel display interface such as DPI-2. An example of this mode is shown in Figure below.



## DSI Video Mode Interface Timing: Non-burst Transmission


As with the previous Non-Burst Mode, if there is sufficient time to transition from HS to LP mode and back again, a timed interval in LP mode may substitute for a Blanking Packet, thus saving power.

10/28/2011 149 Version 0.8



#### 5.3.2.4.4 BURST MODE

In this mode, blocks of pixel data can be transferred in a shorter time using a time-compressed burst format. This is a good strategy to reduce overall DSI power consumption, as well as enabling larger blocks of time for other data transmissions over the Link in either direction. There may be a line buffer or similar memory on the peripheral to accommodate incoming data at high speed. Following HS pixel data transmission, the bus goes to Low Power Mode, during which it may remain idle, i.e. the host processor remains in LP-11 state, or LP transmission may take place in either direction. If the peripheral takes control of the bus for sending data to the host processor, its transmission time shall be limited to ensure data underflow does not occur from its internal buffer memory to the display device. An example of this mode is shown in Figure below.



**DSI Video Mode Interface Timing: Burst Transmission** 

Similar to the Non-Burst Mode scenario, if there is sufficient time to transition from HS to LP mode and back again, a timed interval in LP mode may substitute for a Blanking Packet, thus saving power.

10/28/2011 150 Version 0.8



NT35510

#### **5.3.2.4.5 PARAMETERS**

Below table documents the parameters used in the preceding figures. Peripheral supplier companies are responsible for specifying suitable values for all blank fields in the table. The host processor shall meet these requirements to ensure interoperability.

**Required Peripheral Timing Parameters** 

Symbol	Parameter	Condition	Min	Typ	Max	Units
BRPHY	Bit rate total on all Lanes	WVGA	80	-	500	Mbps
tL	Line time	WVGA	-	19	ı	us
tHBP	Horizontal back porch	WVGA	0.5	-	-	us
tHACT	Time for image data	2 data lane	7.68	-	Note3	us
HACT	Active pixels per line	WVGA	-	480	-	pixels
tHFP	Horizontal front porch	-	0.5	-		us
VSA	Vertical sync active	-	1	-		H
VBP	Vertical back porch	-	4, Note2	- (	11-11	¥/
VACT	Active lines per frame	WVGA	-	864	II II/A	//H
VFP	Vertical front porch	-	4		11/41 n	Н

Note1: Frame rate (Typ)=60Hz

Note2: VBP (min) value can change by command set.

Note3: tHACT+tHFP+ tHBP ≥ tL



#### 5.3.3 Memory Write/Read Format

#### - 16 bit/pixel Writing

The MCU can send to the display module a following packet.

### Packet Header (PH)

	_																											-	_	_	_
$\subseteq$			_						- "					_	,							_	,								$\rightarrow$
				)I				W	C (L	.eas	t Si	gnifi	can	t By	te)	V	C (N	/los	t Sig	Inific	cant	Byt	:e)				EC	C			
	3	39he	x (C	cs	W-L	_)					03ł	nex							001	nex							36ŀ	nex			
1	0	0	1	1	1	0	0	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	1	1	0	0
В	В	B B B B B B B B B B B B B												В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В
0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7
L							М	L							М	L							М	L			Πε				М
S							S	S							S	S							S	S	75	75		ΛÏ		M	S
В	_						В	В							В	В							В	В	$\mathbb{N}$	- //	\	$\mathbb{N}$	1	17	В
	_								-								•				1			IV.		\ 1	//	יע			

## Packet Data (PD)

											77	e							_	
0 D	CS	(No	te 1	)	D	ata	1	Re	d, G	ree	n[0:	2]	D	ata	2 -	Gre	en[3	3:5],	Blu	е
ex (Me	mor	y W	rite)					23h	nex							12h	nex			
1 1	0	1	0	0		1	0	0	0	1	0	0	0	1	0	0	1	0	0	0
B B 2 3	B 4	B 5	В6	В 7	R 0	R 1	R 2	R 3	R 4	G O	G 1	G 2	G 3	G 4	G 5	B 0	B 1	B 2	B 3	B 4
		7/		S B	L S B	1	7			2		M S B	L S B							M S B
	ex (Me 1 1 B B	ex (Memor 1 1 0 B B B	ex (Memory W 1 1 0 1 B B B B	ex (Memory Write) 1	ex (Memory Write)  1	ex (Memory Write)  1	ex (Memory Write)  1	ex (Memory Write)  1	ex (Memory Write) 23h 1 1 0 1 0 0 1 1 0 0 B B B B B B B B R R R R 2 3 4 5 6 7 0 1 2 3 M L S S	ex (Memory Write) 23hex  1	ex (Memory Write) 23hex 1 1 0 1 0 0 1 1 0 0 0 1 B B B B B B B B R R R R R G G 2 3 4 5 6 7 0 1 2 3 4 0 M L S S	ex (Memory Write)  23hex  1	ex (Memory Write)  23hex  1	ex (Memory Write)  23hex  1 1 0 1 0 0 1 1 0 0 0 1 0 0 0 0 0 0 0	ex (Memory Write)  23hex  1	ex (Memory Write)  23hex  1	ex (Memory Write) 23hex 12h 1 1 0 1 0 0 1 1 0 0 0 1 0 0 0 1 0 0  B B B B B B B B B R R R R R G G G G G G	ex (Memory Write)  23hex  1 2hex  1 1 0 1 0 0 1 1 0 0 1 0 0 1 0 0 1  B B B B B B B B R R R R R G G G G G G B B B 2 3 4 5 6 7 0 1 2 3 4 0 1 2 3 4 5 0 1  M L S S	ex (Memory Write)  23hex  1 2hex  1 1 0 1 0 0 1 1 0 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 0 1 0 0 1 0 0 0 1 0 0 1 0 0 0 0 1 0 0 0 0 1 0 0 0 0 1 0 0 0 0 1 0 0 0 0 1 0 0 0 0 1 0 0 0 0 1 0 0 0 0 1 0 0 0 0 1 0 0 0 0 0 1 0 0 0 0 0 1 0 0 0 0 0 1 0 0 0 0 0 1 0 0 0 0 0 1 0 0 0 0 0 1 0 0 0 0 0 1 0 0 0 0 0 1 0 0 0 0 0 1 0 0 0 0 0 0 1 0	ex (Memory Write)

# Packet Footer (PF)

1						$\boldsymbol{u}$										
	CF	RC (I	Leas	st Si	gnif	ican	t By	te)	CF	RC (	Mos	t Si	gnifi	can	t By	te)
				63ł	nex							A5I	nex			
	1	1	0	0	0	1	1	0	1	0	1	0	0	1	0	1
	B 0	B B B B B B B B B B B B B B B B B B B														B 7
	L S B							M S B	L S B							M S B
								Tir	ne							

#### Notes:

- 1. Memory Write (2Ch) or Memory Write Continue (3Ch)
- 2. It is possible that one pixel information is split in one different packets which are ending and starting as follows: RG GB (2 packets)
- 3. Packet can include several pixel (Not only one pixel as in this example)

### One Pixel Write (DCSW-L) Example 1

10/28/2011 152 Version 0.8



NT35510



	_	_											_	_			_													_	_
	-												Pa	cke	et C	ata	a (F	PD)	)												
_																_															
				)I						Da	ta 0	(DC	CS)				Da	ata '	1 (P	araı	nete	er)					EC	CC			
	15	5hex	(D	CS	W1-	S)		3CI	hex	(Mer	nory	Writ	te Co	ontin	ue)	(	)1he	ex -	Red	, Gı	eer	[0:2	2]				211	nex			
1	0	1	0	1	0	0	0	0	0	1	1	1	1	0	0	1	0	0	0	0	0	0	0	1	0	0	0	0	1	0	0
B 0	B 1	B 2	B 3	B 4	B 5	B 6	В 7	B 0	B 1	B 2	B 3	B 4	B 5	B 6	B 7	R 0	R 1	R 2	R 3	R 4	G O	G 1	G 2	B 0	B 1	B 2	B 3	B 4	B 5	B 6	В 7
L S B							M S B	L S B							М S В	L S B							M S B	L S B			Пс		/	$\mathbb{N}$	M S B
															Tir	ne							~ <		NE	1		M		11	
N	ote	: D	cs	(D	ata	a O)	ca	n a	lso	be	"M	em	ory	/ W	rite	(2	Ch)	)" C	om	ma	nd	1		1	1	\ '	1	П	U		
Re	ed/	Gre	eer	າ[0	:2]	Su	ıbp	oixe	el V	۷ri	te (	(DC	CSI	<b>W</b> 1	-S)		Ę	xar	np	le 2	2			ااد	,		2				
												P	acl	ket	He	ad	er	(RI	H)	11,		n	N	T	2						
سسا	_	_								7	-		-	4	-7))	1/2						*	- 1	1						_	-

								1	2	V				Pa	cke	# C	ata	a (F	PD)			<u>つ</u> こ					D					
					)I						Da	ta 0	(DC	CS)				Da	ata 1	1 (P	araı	nete	er)					EC	CC			
		15	shex	(D	CSV	N1-	S)		3CI	nex (	(Mer	nory	Writ	e Co	ontin	ue)	C	1he	x - (	Gree	en[3	3:5],	Blu	е				211	hex			
Ī	1	0	1	0	1	0	0	0	0	0	1	1	1	A	0	0	1	0	0	0	0	0	0	0	1	0	0	0	0	1	0	0
V	B 0	B 1	B 2	B 3	B 4	B 5	B 6	B 7	B 0	B 1	B 2	B 3	B 4	B 5	B 6	B 7	G 3	G 4	G 5	B 0	B 1	B 2	B 3	B 4	B 0	B 1	B 2	B 3	B 4	B 5	B 6	B 7
ı	S B					(		M S B	LSB	))						M S B	L S B							M S B	L S B							M S B
L							n									Tir	ne															<b>→</b>

#### Notes:

- 1. DCS (Data 0) can not be "Memory Write (2Ch)" command. It must always be "Memory Write Continue (3Ch)".
- 2. Previous data byte was R[0:4]G[0:2]

**Green[3:5]/Blue Subpixel Write (DCSW1-S)** Example 3



### - 24 bit/pixel Writing

The MCU can send to the display module a following packet.

### Packet Header (PH)

	_		2 3 4 5 6 7 0 1 2 3 4 5 6																											_	_
									o "								0 /					_	,						_		
				וט				VV	C (L	.eas	t Sig	gnifi	can	t By	te)	W	C (N	/losi	t Sig	Initio	cant	Byt	e)				E	CC			
		39h	ex (	DCS	SW-L	_)					04ł	nex							001	nex							2CI	hex			
	1 (	0 0	1	1	1	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	1	0	0
Ī	ВЕ					В	В	В	В	В		В		В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В
_ (	0 ′	1   2	2 3	4	5	6	7	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7
	ᄓ						М	L							М	L							М	L						n	М
- [ ;	s						S	S							S	S							S	S			-	4	W	$\cdot$	S
L	В						В	В							В	В							В	В			2	$\mathbb{N}$		1	В
Г																	-								U		//	- 1/	15		11

### Packet Data (PD)

																_	_11	11		-11	11	IJ										
	D	)ata	ı 0	D	CS	(No	te 1	)			Dat	a 1	F	Red					Dat	a 2	- Gr	een					Da	ta 3	- BI	ue		
	2	2Ch	ex (	(Me	mor	y W	rite)					23l	nex							12ŀ	nex							A2h	nex			
0	)	0	1	1	0	1	0	0	1	11	0	0	0	1	0	0	0	1	0	0	+	0	0	0	0	1	0	0	0	1	0	1
E 0		B 1	B 2	B 3	B 4	B 5	B 6	B 7	R 0	R 1	R 2	R 3	R 4	R 5	R 6	R 7	G o	G 1	G 2	G 3	G 4	G 5	G 6	G 7	B 0	B 1	B 2	B 3	B 4	B 5	B 6	B 7
LS	3	7,						ള ഗ മ	L S B	,U		7		$\Rightarrow$		M S B	പ ഗ B	_			)0	9	)	M S B	L S B							M S B

## Packet Footer (PF)

					1117										
CF	RC (I	Leas	st Si	gnif	ican	t By	te)	CF	RC (	Mos	t Si	gnifi	can	t By	te)
			20l	nex							D7l	nex			
0	0	0	0	0	1	0	0	1	1	1	0	1	0	1	1
В 0	B B B B B B B B B B B B B B B B B B														B 7
L S B							M S B	LSB							M S B
							Tir	ne							

#### Notes:

- 1. Memory Write (2Ch) or Memory Write Continue (3Ch)
- 2. It is possible that one pixel information is split in two or three different packets which are ending and starting as follows:
  - R GB (2 packets)
  - RG B (2 packets)
  - R G B (3 packets)
- 3. Packet can include several pixel (Not only one pixel as in this example)

### One Pixel Write (DCSW-L) - Example 1

10/28/2011 154 Version 0.8




												Ρ	acl	ĸet	Не	ad	ler	(Pł	H)												1
													Pa	cke	et D	ata	a (F	PD)	)												
				)I						Da	ta 0	(DO	CS)				Da	ata	1 (P	arar	nete	er)					E	CC			
	15	5hex	(D	CSI	N1-	S)		3CI	nex	(Mer	nory	Wri	te Co	ontir	iue)			01	hex	- Bl	ue						211	nex			
1	0	1	0	1	0	0	0	0	0	1	1	1	1	0	0	1	0	0	0	0	0	0	0	1	0	0	0	0	1	0	0
B 0	B 1	B 2	B 3	B 4	B 5	B 6	B 7	B 0	B 1	B 2	B 3	B 4	B 5	B 6	B 7	B 0	B 1	B 2	B 3	B 4	B 5	B 6	B 7	B 0	B 1	B 2	B 3	B 4	B 5	B 6	B 7
L S B							M S B	s							M S B	L S B							M S B	L S B							M S B
															Tir	ne													_	R	<b>—</b>

#### Notes:

- DCS (Data 0) can not be "Memory Write (2Ch)" command.
   It must be always be "Memory Write Continuec(3Ch)".
- 2. Previous data byte was G[0:7]

### Blue Subpixel Write (DCSW1-S) - Example 2



#### Notes:

- 1. DCS (Data 0) can not be "Memory Write (2Ch)" command. It must always be "Memory Write Continue (3Ch)".
- 2. Previous data byte was R[0:7]

#### Green Subpixel Write (DCSW1-S) - Example 3

ı												Ρ	acl	<et< th=""><th>He</th><th>ad</th><th>er</th><th>(PF</th><th>H)</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></et<>	He	ad	er	(PF	H)												
													Pa	cke	t D	ata	a (F	PD)	)												
			С							Da	ta 0	(DO	CS)				Da		,	arar		er)					EC	CC			
	15	Shex	(D	CSI	/V1-	S)			2Ch	ex (	(Me	mor	y W	rite)				01	hex	- R	ed						07h	nex			
1	0	1	0	1	0	0	0	0	0	1	1	1	1	0	0	1	0	0	0	0	0	0	0	1	0	0	0	0	1	0	0
B 0	B 1	B 2	B 3	B 4	B 5	B 6	B 7	B 0	B 1	B 2	B 3	B 4	B 5	B 6	B 7	R 0	R 1	R 2	R 3	R 4	R 5	R 6	R 7	B 0	B 1	B 2	B 3	B 4	B 5	B 6	B 7
L S B							M S B	L S B							M S B	L S B							M S B	L S B							M S B
	_														Tir	ne									-						_ <b>-</b>

Note: DCS (Data 0) can also be "Memory Write Continue (3Ch)" command.

Red subpixel Write (DCSW1-S) - Example 4

10/28/2011 155 Version 0.8





### - 24 bit/pixel Reading

The display module can send to the MCU following packets after the MCU has a read command "Memory Read (2Eh)" or "memory Read Continue (3Eh)".

## Packet Header (PH)

سسما		_																												_	_
			С	)I				W	C (L	.eas	t Si	gnifi	can	t By	te)	W	C (N	Mos	t Siç	gnific	cant	Byt	e)				EC	CC			
	10	Che	x (D	CS	RR-	L)					03ł	nex							001	nex							16l	nex			
0	0	1	1	1	0	0	0	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	1	0	0	0
B 0	B 1	B 2	B 3	B 4	B 5	B 6	B 7	B 0	B 1	B 2	B 3	B 4	B 5	B 6	B 7	B 0	B 1	B 2	B 3	B 4	B 5	B 6	B 7	B 0	B 1	B 2	B 3	B 4	B 5	B 6	B 7
L S B							M S B	L S B							M S B	L S B							M S B	LSB	Uc.	1	75	1			M S B

### Packet Data (PD)

0 0
B B 6 7
M S B

## Packet Footer (PF)

1	=					II	$\overline{I}$									
	CR	RC (	Leas	st Si	gnif	ican	t By	te)	CF	RC (	Mos	t Si	gnifi	can	t By	te)
				DB	hex							10ł	nex			
	1	1	0	1	1	0	1	1	0	0	0	0	1	0	0	0
	B 0	B 1	B 2	B 3	B 4	B 5	B 6	B 7	ВО	B 1	B 2	B 3	B 4	B 5	B 6	B 7
	L S B							МSВ	LSB							M S B
(								Tir	ne							

Note: It is possible that one pixel information is split in two or three different packets:

- R GB (2 packets)
- RG B (2 packets)
- R G B (3 packets)

### One Pixel Read Response (DCSRR-L) - Example 1




#### Packet Header (PH) Packet Data (PD) DI Data 0 Data 1 ECC 21hex (DCSRR1-S) 00hex 01hex - Red 14hex 0 0 0 0 0 0 0 0 0 0 1 0 0 0 M L S S B B M S B M S B M S B L S B L S B L S B Time

#### Notes:

- 1. Data 1 is always "00h".
- 2. Previous data byte was B[0:7]

### Red Subpixel Response (DCSRR1-S) - Example 2



#### Notes:


- 1. Data 1 is always "00h".
- 2. Previous data byte was R[0:7]

### Green Subpixel Response (DCSRR1-S) - Example 3


ı												Р	acł	cet	He	ad	er	(Pl	H)												ı
													Pa	cke	t D	ata	a (F	PD)	)				_								
	0.1		(D)		. D. (	0)					Dat	-							Dat								EC				
	. 1	-	<u> </u>		R1-	<u> </u>	_		_	01	hex	- RI		_		0	_	_	00		_	_	_	0	_		14h	iex			
1	0	0	0	0	1	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0	0	0
B 0	B 1	B 2	B 3	B 4	B 5	B 6	В 7	B 0	B 1	B 2	B 3	B 4	B 5	B 6	B 7	B 0	B 1	B 2	B 3	B 4	B 5	В6	B 7	B 0	B 1	B 2	B 3	B 4	B 5	B 6	B 7
L S B							M S B	L S B							M S B	L S B							M S B	L S B							M S B
															Tir	ne															<b>-</b>

Note: Data 1 is always "00h".

Blue subpixel Response (DCSRR1-S) - Example 4




Red and Green Subpixels Response (DCSRR2-S) - Example 5



Note: Previous data byte was R[0:7]

Green and Blue Subpixels Response (DCSRR2-S) - Example 6



Note: Previous data byte G[0:7]


Blue and Red Subpixels Response (DCSRR2-S) - Example 7



#### 5.3.4 System Power-Up and Initialization

After power-on, the host processor shall observe an initialization period,  $t_{INIT}$ , during which it shall drive a sustained Tx-Stop state (LP-11) on all Lanes of the Link.

Figure below illustrates an example power-up sequence for a DSI display module. In the figure, a hardware reset (RESX) mechanism is assumed for initialization. Internally within the display module, de-assertion of RESX could happen after both IO and core voltages were ramped up. In this example, the host's  $t_{\text{INIT\_MASTER}}$  parameter is programmed for driving LP-11 for a period longer than the sum of  $t_{\text{RESW}}$ ,  $t_{\text{INIT\_SLAVE}}$  and  $t_{\text{INTERNAL\_DELAY}}$ . The display module may ignore all Lane activities during this time.



(t<sub>INIT MASTER</sub>) >= (t<sub>RESW</sub> + t<sub>INIT SLAVE</sub> + t<sub>INTERNAL DELAY</sub>)

Symbol	Parameter	Min	Тур	Max	Units
t <sub>INIT_MASTER</sub>	MIPI Tx initialize time	5	ı	1	mS
t <sub>RESW</sub>	Reset "L" pulse width	Note	-	-	μS
t <sub>INIT_SLAVE</sub>	MIPI Rx initialize time	4	-	-	mS
t <sub>INTERNAL_DELAY</sub>	Internal delay time.	500	-	-	μS

Note: See section "7.6.7 Reset Input Timing"

10/28/2011 159 Version 0.8



#### 5.4 MDDI Interface

The NT35510 supports the Mobile Display Digital Interface (MDDI) is a differential small amplitude serial interface for high-speed data transfer through the following lines: DATA0\_P/M, DATA1\_P/M and STB\_P/M.

The specifications of MDDI supported by the NT35510 meet the MDDI specifications Version 1.2 as published by the Video Electronics Standards Association (VESA).

The NT35510 offers the Bi-direction Link to use for the register and display data read / write.

For power saving, the NT35510 offers both Hibernation mode (Send shutdown packet), and enter deep standby mode to reduce power consumption.

The NT35510 supports the MDDI Type-I and Type-II of the MDDI specifications Version 1.2 and the application diagram is illustrated as Fig. 5.4.1.




Fig. 5.4.1 MDDI application diagram

#### Notes:

- 1. Based on the system configuration, use TE signal as the reference signal for moving picture display to avoid the tearing effect.
- 2. When enter to the MDDI interface from other interface, the Host needs to wait 100ms and can start to send any packet. For example wake up packet.
- 3. After shutting down the MDDI interface the Host needs to wait 500ns and can start to send wake up packet to wake up the MDDI link.
- 4. The terminal resistors are embedded between MDDI\_DATA0\_P/M, MDDI\_DATA1\_P/M and MDDI\_STB\_P/M.

10/28/2011 160 Version 0.8



NT35510

#### 5.4.1 MDDI Link Protocol by The NT35510

The NT35510's MDDI Link Protocol is in accordance with the MDDI specifications as published by VESA; refer to these specifications for more information on the MDDI Link Protocol.

DO NOT send any packets that are not supported by the NT35510 into a system containing the NT35510. Supported MDDI packets are as follows:

Table 5.4.1 Summary of MDDI packets supported by NT35510

NT35510 MDDI packets	Packet Name	Packet Type	Direction	Supported Type
	Sub-frame header packet	15359 (0x3BFF)	Forward	Type I/Type II
	Filler packet	0	Forward/Reverse	Type I/Type II
Link Control	Link Shutdown packet	69 (0x45)	Forward	Type I/Type II
Packet	Reverse link encapsulation packet	65 (0x41)	Forward	Type I Only
racket	Round-trip delay measurement packet	82 (0x52)	Forward	Type I/Type II
	Forward link skew calibration packet	83 (0x53)	Forward	Type I/Type II
	Client capability packet	66 (0x42)	Reverse	Type I Only
Client Status	Client request and status packet	70 (0x46)	Reverse	Type I Only
and Control Packet	Register access packet	146 (0x92)	Forward/Reverse	Type I/ Type II (Forward) Type I Only (Reverse)
Basic Media	Video stream packet	16 (0x10)	Forward	Type I/Type II
Stream	Flexible video stream packet	20 (0x14)	Forward	Type I/Type II
Packet	Windowless video stream packet	22 (0x16)	Forward	Type I/Type II

10/28/2011 161 Version 0.8



NT35510

#### 5.4.2 MDDI Link Packet Descriptions by the NT35510

#### **Sub-frame Header Packet**

The Sub-Frame Header Packet is the first packet of every sub-frame.

Sub-frame Head	der Packet							
Packet Length	Packet Type =0x3bff	Unique word = 0x005a	Reversed 1	Sub-frame Length	Protocol Version	Sub-frame Count	Media-frame Count	CRC
2 bytes	2 bytes	2 bytes	2 bytes	4 bytes	2 bytes	2 bytes	4 bytes	2 bytes

**Packet Contents:** 

Packet Length: packet length not including the packet length field

Packet Type: packet type is 0x3bff Unique Word: unique word is 0x005a Reserved 1: not used (set to zero)

Sub-frame Length: specify the number of bytes per sub-frame

Protocol version: set to zero

■ Bit [15:2] – Reserved for future expansion. These should be set to all zero.

■ Bits[1:0] – Sub-frame operational mode

"00" - Sub-frame lengths strictly followed.

"01" – Sub-frame lengths are flexible. Sub-frame packets should be sent at the first opportunity after the sub-frame length has been transmitted.

"10" – Sub-frame lengths are unlimited. No more sub-frame packets are required tobe transmitted after the first Sub-Frame packet at startup.

Sub-frame Count: specify the number of sub-frame header packet

Media-frame Count: specify the number of media-frames

CRC: error check

### Filler Packet

The Filler Packet is sent when no other information is available to be sent on the forward or reverse link.

Filler Packet	119			
Packet Length	Packet Type=0	Filler Bytes (a		CRC
2 bytes	2 bytes	(Packet_Length	4) bytes	2 bytes
_	h: packet length packet type is ( set to zero	not including th	ne packet l	ength field



NT35510

#### **Link Shutdown Packet**

The Link Shutdown Packet is sent from the host to the client to indicate that the MDDI data and strobe will be shut down and go into a low-power hibernation state.

Link Shutdown Packer

Packet Length Packet Type=69 CRC All Zero

2 bytes 2 bytes 2 bytes (Packet\_Length 4) bytes

Packet Contents:

Packet Length: packet length not including the packet length field

Packet Type: packet type is 69

CRC: error check

All Zero: set to zero (Type I: size is 16 bytes, Type II: size is 32 bytes)

#### **Reverse Link Encapsulation Packet**

Data is transferred in the reverse direction using the Reverse Link Encapsulation Packet

Rev	erse Link Encap	sulation Packet				MK E	
Pac	<mark>ket Length</mark> Pack	ket Type=65 hC	Client ID Reve	rse Link Flags	Reverse Rate Divisor	Turn-Around 1 Length	Turn-Around 2 Length
	2 bytes	2 bytes	2 bytes	1 bytes	1 bytes	1 bytes	1 bytes
	Parameter CRC	All Zero 1	Turn-Around 1	Reverse	e Data Packets	Turn-Around 2	All Zero 2
	2 bytes	8 bytes	x bytes	(Packet_Lengt	h -x - y - 26) bytes	y bytes	8 bytes

### Packet Contents:

Packet Length: packet length not including the packet length field

Packet Type: packet type is 65

hClient ID: set to zero Reverse Link Flags:

■ Bit 0 – 0: No packet request

1: Host needs the Client Capability Packet

■ Bit 1 – 0: No packet request

1: Host needs the Client Request and Status Packet

■ Bit [7:2] – set to zero

Reverse Rate Divisor: reverse data rate = reverse link data clock

Turn-Around 1 Length: the length of Turn-Around 1 is the forward link data rate

Turn-Around 2 Length: the length of Turn-Around 2 is determined by Round-trip delay of the link

Parameter CRC: error check

All zero: set to zero

Turn-Around 1: First turn-around period

Reverse Data Packets: A series of data packets transferred from the client to host

Turn-Around 2: The second turn-around period

10/28/2011 163 Version 0.8



### **Round-Trip Delay Measurement Packet**

The Round-Trip Delay Measurement Packet is used to measure the propagation delay from the host to the client plus the delay from the client back to the host. This packet is most useful when the MDDI link is running at the maximum speed intended for a particular application. The packet may be sent in Type I mode and at a lower data rate to increase the range of the Round-Trip delay measurement.




Fig. 5.4.2 illustrates the timing of events during the Round-Trip Delay Measurement Packet.




Fig. 5.4.2 Round-Trip Delay Measurement Timing



NT35510

#### **Forward Link Skew Calibration Packet**

This packet allows the client to calibrate itself for differences in the propagation delay of the MDDI\_DATA signals with respect to the MDDI\_STB signal. Without delay skew compensation the maximum data rate must be limited to account for the worst-case variation in these delays. It is recommended that this packet only be sent when the forward link data rate is configured to 50 Mbps or lower. After sending this packet to calibrate the client the data rate may be stepped up above 50 Mbps. With the data rate set too high during the skew calibration process the client might synchronize to an alias of the bit period which would cause the delay skew compensation setting to be off by more than one bit time, resulting in erroneous data clocking. The greatest possible Interface Type must be selected prior to sending the Forward Link Skew Calibration Packet so that all existing data bits are calibrated. The client must indicate its ability to support the Forward Link Skew Calibration Packet via bit 19 of Client Feature Capability Indicators field of the Client Capability Packet.

Prior to performing skew calibration the host must not send data faster than the rate specified by the Pre-calibration Data Rate Capability field of the Client Capability Packet. However, after calibration is performed, the host may send data up to the rate defined by the Post-calibration Data Rate Capability field. It is recommended that the host send the Forward Link Skew Calibration Packet at regular intervals to correct changes in the relative delay between the different signal pairs due to changes in temperature.

Forward Link Skew	Calibration Packet
-------------------	--------------------

Packet Length	Packet Type=83	hClient ID	Paramete	CRC	All	Zero 1	Calibration D	ata Sequence	All Zero 2
			<b>—</b>		41 1	<b>\</b>	4 11	111	

2 bytes 2 bytes 2 bytes 2 bytes 2 bytes Packet Length - 22 bytes 2 bytes

**Packet Contents:** 

Packet Length: packet length not including the packet length field

Packet Type: packet type is 83

hCilent ID: set to zero

Parameter CRC: error check from packet length to the hClient ID.

All Zero 1:

8 bytes that contain eight 8-bit unsigned integers equal to zero. This field ensures that there will be a transition on MDDI\_STB at the beginning of the Calibration Data Sequence field. It also provides sufficient time for the client core logic to change the mode of the clock recovery circuit from using the XOR of MDDI\_Data0 and MDDI\_STB to simply using MDDI\_STB as the recovered clock.

Calibration Data Sequence:

a data sequence that causes the MDDI\_Data signals to toggle at every data period. The length of the Calibration Data Sequence field is determined by the interface type being used on the forward link. During the Calibration Data Sequence the MDDI host controller sets all MDDI\_Data signals equal to the strobe signal. The client clock recovery circuit must use only MDDI\_STB rather than MDDI\_STB XOR MDDI\_Data0 to recover the data clock while the Calibration Data Sequence field is being received by the client. Depending on the exact phase of MDDI\_STB at the beginning of the Calibration Data Sequence field the Calibration Data Sequence will be one of the following based on the interface Type being used when this packet is sent:

- Type 1 (64 byte data sequence) AAh, AAh ... or 55h, 55h...
- Type 2 (128 byte data sequence) CCh, CCh ... or 33h, 33h...

All Zero 2

8 bytes that contain eight 8-bit unsigned integers equal to zero. This field provides sufficient time for the client core logic to change the mode of the clock recovery circuit back to the original state, from using MDDI\_STB as the recovered clock to using the XOR of MDDI\_Data0 and MDDI\_STB.


10/28/2011 165 Version 0.8



NT35510

### **Client Capability Packet**

It is recommended that the client send a Client Capability Packet to the host after forward link synchronization is acquired, and it is required when requested by the host via the Reverse Link Flags in the Reverse Link Encapsulation Packet.



10/28/2011 166 Version 0.8



NT35510

#### **Client Request and Status Packet**

The host needs a small amount of information from the client so it can configure the host-to-client link in an optimum manner. The Client Request and Status Packet is required to report errors and status to the host.

#### Client Request and Status Packet

Packet Length	Packet Type=70	cClient ID	Reverse Link Request	CRC Error Count	Client Status	Client Busy Flags	CRC
2 bytes	2 bytes	2 bytes	2 bytes	1 bytes	1 bytes	2 bytes	2 bytes

#### Packet Contents:

Packet Length: packet length not including the packet length field

Packet Type: packet type is 70

cClient ID: set to zero

Reverse Link Request: specify the number of bytes the client needs in the reverse link in the next sub-frame to send information to the host.

CRC Error Count: count the number of CRC errors occurred

Client Status:

■ Bit 0 – 1: capability has changed

0: capability has not changed

■ Bit 1 – indicates the client has detected an error

■ Bit [7:2] - set to zero

Client Busy Flags:

■ Bit 0 – bitmap block transfer function is busy

Bit 1 - bitmap area fill function is busy

■ Bit 2 – bitmap pattern fill function is busy

Bit 3 – the graphics subsystem is busy

■ Bit [15:4] – set to zero

CRC: error check



NT35510

#### **Register Access Packet**

Register Access Packet is utilized when setting instruction to the NT35510. This packet cannot be used for RAM access.

Register Access Packet	et
------------------------	----

. tog.oto. / to	, , , , , , , , , , , , , , , , , , , ,							
Packet Length	Packet Type =146	bClient ID	Read/Write Info	Register Address	Parameter CRC	Register Da	ta List	Register Data CRC
2 bytes	2 bytes	2 bytes	2 bytes	4 bytes	2 bytes	(Packet Length	14) bytes	2 bytes

Packet Contents:

Packet Length: packet length not including the packet length field

Packet Type: packet type is 146

bClient ID: set to zero Read/Write Info:

Bits [15:14]	Read/Write Flags
00	Write
01	Reserved
10	Read
11	Response to read

Bit [13:0] – specifies the number of 32-bit register data list items to be transferred in the Register Data List Filed.

Register Address: upper bits shall set to zero

Parameter CRC: error check from packet length to the register address

Register Data List: written (or read) registers to (from) client

Register Data CRC: error check of the register data list

NT35510

#### **Video Stream Packet**

The NT35510 supports the Video Stream Packet to transfer display data including RGB data to RAM.

Vide	eo Stream	Packet	:								
Pack	et Length	Packet	t Type=16	bClient ID		ent ID Video Data Format Descriptor		l Data Attributes	X Left Edge	Y Top Edge	è
2	bytes	2	2 bytes	2	bytes	2 bytes		2 bytes	2 bytes	2 bytes	
	X Right	Edge	Y Bottom	Edge	X Start	Y Start	Pixel Coun	Parameter CR0	Pixel	Data	Pixel Data CRC
	2 byt	es	2 byte	es	2 bytes	2 bytes	2 bytes	2 bytes	(Packet_Lengt	th - 26) bytes	2 bytes

#### Packet Contents:

Packet Length: packet length not including the packet length field

Packet Type: packet type is 16

bClient ID: set to zero

Video Data Format Descriptor

[15:12]	[11:8]	[7:4]	[3:0]	Transfer pixel format				
0101	0x8	0x8	0x8	Packed 24 bits pixel RGB format (R:G:B=8:8:8)				
0101	0x6	0x6	0x6	Packed 18 bits pixel RGB format (R:G:B=6:6:6)				
0101	0x5	0x6	0x5	Packed 16 bits pixel RGB format (R:G:B=5:6:5)				
	Others setting disabled							

Pixel Data Attributes: The pixel data is written to RAM buffer of NT36551 (00C3h)

X Left Edge: Specify the X coordinate of the left edge of the screen window filled by the Pixel Data field.

Y Top Edge: Specify the Y coordinate of the top edge of the screen window filled by the Pixel Data field

X Right Edge: Specify the X coordinate of the right edge of the window being updated.

Y Bottom Edge: Specify the Y coordinate of the bottom edge of the window being updated.

X Start: Specify X start address for the first pixel in the Pixel Data field below.

Y Start: Specify Y start address for the first pixel in the Pixel Data field below.

Pixel Count: specify the number of pixels

Parameter CRC: error check from packet length to the pixel count

Pixel Data: the raw video data

Pixel Data CRC: error check of the pixel data

Table 5.4.1 Pixel Data Format

MDDI	date byte	D7	D6	D5	D4	D3	D2	D1	D0	Color			
RGB	Byte n	G2	G1	G0	B4	В3	B2	B1	В0	65K-Color			
5:6:5	Byte n+1	R4	R3	R2	R1	R0	G5	G4	G3	(1 pixel/ 16 bits RGB format)			
	Byte n	G1	G0	B5	B4	В3	B2	B1	В0	00014 0 - 1 - 1			
RGB	Byte n+1	R3	R2	R1	R0	G5	G4	G3	G2	262K-Color			
6:6:6	Byte n+2	В5	B4	В3	B2	B1	В0	R5	R4	(1 pixel/ 18 bits RGB format)			
	Byte n	B7	B6	B5	B4	В3	B2	B1	B0				
RGB	Byte n+1	G7	G6	G5	G4	G3	G2	G1	G0	16.7M-Color			
8:8:8	Byte n+2	R7	R6	R5	R4	R3	R2	R1	R0	(1 pixel/ 24 bits RGB format)			

10/28/2011 169 Version 0.8



NT35510

#### Flexible Video Stream Packet

The NT35510 supports the Flexible Video Stream Packet to transfer display data including RGB data to RAM. This allows for a reduction in the number of fields sent in an environment where one or more fields are not changing values.

Packet Length	Packe	et Type=20	bClient ID	Field Pre Flag		eo Data Format Description	Pixel Data Attributes	X Left Edge	Y Top Edge
2 bytes	2	bytes	2 bytes	2 byte	es	2 bytes	2 bytes	2 bytes	2 bytes
X Right I	Edge	Y Bottom Edg	e X Start	Y Start	Pixel Count	Parameter CRC	Pixel Data	Pixe	el Data CRC
2 byte	es	2 bytes	2 bytes	2 bytes	2 bytes	2 bytes	Packet Length present header by	utom ST	2 bytes

#### Packet Contents:

Packet Length: packet length not including the packet length field

Packet Type: packet type is 20

bClient ID: set to zero

Field Present Flags: indicates the field in the packet is present (value "1") or not present (value "0").

- Bit 0: indicates the presence of the Video Data Format Description Field.
- Bit 1: indicates the presence of the Pixel Data Attributes Field.
- Bit 2: indicates the presence of the X Left Edge Field.
- Bit 3: indicates the presence of the Y Top Edge Field.
- Bit 4: indicates the presence of the X Right Edge Field.
- Bit 5: indicates the presence of the Y Bottom Edge Field.
- Bit 6: indicates the presence of the X Start Field.
- Bit 7: indicates the presence of the Y Start Field.
- Bit 8: indicates the presence of the Pixel Count Field.

- Bits [15:9] are all "0".

Video Data Format Descriptor

[15:12]	[11:8]	[7:4]	[3:0]	Transfer pixel format				
0101	0x8	0x8	0x8	Packed 24 bits pixel RGB format (R:G:B=8:8:8)				
0101	0x6	0x6	0x6	Packed 18 bits pixel RGB format (R:G:B=6:6:6)				
0101	0x5	0x6	0x5	Packed 16 bits pixel RGB format (R:G:B=5:6:5)				
	Others setting disabled							

X Left Edge: Specify the X coordinate of the left edge of the screen window filled by the Pixel Data field.

Y Top Edge: Specify the Y coordinate of the top edge of the screen window filled by the Pixel Data field

X Right Edge: Specify the X coordinate of the right edge of the window being updated.

Y Bottom Edge: Specify the Y coordinate of the bottom edge of the window being updated.

X Start: Specify X start address for the first pixel in the Pixel Data field below.

Y Start: Specify Y start address for the first pixel in the Pixel Data field below.

Pixel Data Attributes: The pixel data is written to RAM buffer of NT35510 (00C3h)

Pixel Count: specify the number of pixels

Parameter CRC: error check from packet length to the pixel count

Pixel Data: the raw video data

Pixel Data CRC: error check of the pixel data



NT35510

#### **Windowless Video Stream Packet**

The NT35510 supports the Windowless Video Stream Packet to transfer display data including RGB data to RAM. This packet type assumes that full screen updates are always occurring and therefore there is no need for the window information.

#### Windowless Video Stream Packet

Packet Length	Packet Type=22	bClient ID	Video Data Format Description	Pixel Data Attributes	Pixel Count	Parameter CRC
2 bytes	2 bytes	2 bytes	2 bytes	2 bytes	2 bytes	2 bytes

Pixel Data Pixel Data CRC

Packet Length 14 bytes 2 bytes

Packet Contents:

Packet Length: packet length not including the packet length field

Packet Type: packet type is 22

bClient ID: set to zero

Video Data Format Descriptor

	[15:12]	[11:8]	[7:4]	[3:0]	Transfer pixel format
Ī	0101	0x8	0x8	0x8	Packed 24 bits pixel RGB format (R:G:B=8:8:8)
	0101	0x6	0x6	0x6	Packed 18 bits pixel RGB format (R:G:B=6:6:6)
Ī	0101	0x5	0x6	0x5	Packed 16 bits pixel RGB format (R:G:B=5:6:5)
5		/ 11 .		Oth	ners setting disabled

Pixel Data Attributes: The pixel data is written to RAM buffer of NT36551 (00C3h)

Pixel Count: specify the number of pixels

Parameter CRC: error check from packet length to the pixel count

Pixel Data: the raw video data

Pixel Data CRC: error check of the pixel data

10/28/2011 171 Version 0.8



NT35510

#### 5.4.3 Writing Video Data to Memory Sequence

In order to write video data to memory, the following sequence should be programmed. This packet should be followed by video stream packets.




Fig. 5.4.3 Writing Video Data to Memory Sequence

### 5.4.4 Writing Register Sequence

In order to write registers, register access packet should be used. Register access packet is used to write data to register.

Command Transfer (Register Access Packet)

Fig. 5.4.4 Writing Register Sequence

10/28/2011 172 Version 0.8



#### 5.4.5 Reading Video Data from Memory Sequence

In order to read a pixel data from memory (readable one pixel only), the following sequence should be programmed. Memory read command (2E00h) is followed by reverse encapsulation packet. DDI transmits video pixel data through encapsulation packet. Please refer to VESA spec for detailed description.




Fig. 5.4.5 Reading Video Data from Memory Sequence

#### Notes:

- X addresses for memory data read is set by 2A00h and 2A01h (XS[15:0]).
   The parameters of 2A00h and 2A01h are stored on relative registers while command 2A00h~2A03h are executed completely. See also section "6.1 User Command Set" and Note 2.
- 2. Y addresses for memory data read is set by 2B00h and 2B01h (YS[15:0]).
  The parameters of 2B00h and 2B01h are stored on relative registers while command 2B00h~2B03h are executed completely. See also section "6.1 User Command Set" and Note 2.

#### 5.4.6 Reading Register Sequence

In order to read registers, the following sequence should be programmed. Next, register read command is followed by reverse encapsulation packet. DDI transmits register data through encapsulation packet. Please refer to VESA spec for detailed description.




Fig. 5.4.6 Reading Register Sequence

10/28/2011 173 Version 0.8



NT35510

#### 5.4.7 Hibernation Setting

The Client MDDI of the NT35510 provides a hibernation setting. The methods for waking up the hibernation mode can be determined based on actual usage.

Wake-upConditionHost-Initiated Wake-upWake up the MDDI link by MDDI Host

Note: In the Hibernation state, the data is retained in RAM and the display operation is maintained. Hibernation setting and wake-up sequence must in accordance with VESA-MDDI specifications.

#### **Hibernation setting sequence**




Fig. 5.4.8 Hibernation Wake-up Sequence





#### 5.4.8 MDDI Deep Standby Mode Setting

The Client MDDI of the NT35510 includes a MDDI deep standby mode setting so it can enter a off state and reduce power consumption during Hibernation mode.

The MDDI enters Hibernation mode when a Shutdown Packet is sent. The standby power needs of the Client MDDI can be reduced, even while the MDDI Link is maintained in Hibernation mode.

When entering MDDI deep standby mode, the NT35510 stops operation rather than maintaining Hibernation mode. Input low pulse 3 msec from RESX pin to cancel deep standby mode, after which a Host-Initiated Wake-up should cancel the Hibernation mode.

When in deep standby mode, instruction settings and RAM data are not stored, so they must be reset after Hibernation mode is cancelled.

Follow the sequence indicated in the VESA MDDI specifications when initiating or canceling the Hibernation mode.




Fig. 5.4.9 State Transitions in MDDI Deep Standby Mode

Note: When the NT35510 is in the MDDI Hibernation mode or MDDI deep standby mode, both links are in the link hibernation states.

10/28/2011 175 Version 0.8



NT35510

### **MDDI Deep Standby Mode Sequence**




Fig. 5.4.10 Enter and Exit MDDI Deep Standby Mode Sequence

Note: When in MDDI Deep Standby mode, instruction settings and RAM data are not stored, so they must be reset after Hibernation mode is cancelled.

10/28/2011 176 Version 0.8



NT35510

#### 5.5 Interface Pause

By using parallel interface, it is possible when transferring a Command, Frame Memory Data or Multiple Parameter Data to invoke a pause in the data transmission. If the CSX (Chip Select Line) is released after a whole byte of a Frame Memory Data or Multiple Parameter Data has been completed, then NT35510 will wait and continue the Frame Memory Data or Parameter Data Transmission from the point where it was paused. If the CSX (Chip Select Line) is released after a whole byte of a command as been completed, then the Display Module will receive either the command's parameters (if appropriate) or a new command when the CSX (Chip Select Line) is next enabled as shown below.

This applies to the following 4 conditions:

- 1) Command-Pause-Command
- 2) Command-Pause-Parameter
- 3) Parameter-Pause-Command
- 4) Parameter-Pause-Parameter

#### **Parallel Interface Pause**




Fig. 5.5.1 Parallel bus protocol, write mode - paused by CSX

#### Serial Interface Pause

16-bit SPI interface does not support "Pause Mode"

#### **MIPI Interface Pause**

Pause can be done on DSI between Packets when they are sent to same or different receiver (Virtual Channel (VC)) e.g.

- 1) Same receiver: Packet 1 (VC=00) => Packet 2 (VC=00) => Packet 3 (VC=00) => ...
- 2) Different receiver: Packet 1 (VC=00) => Packet 2 (VC=00) => Packet 3 (VC=00) => ...

The means that "=>" symbol means a pause on DSI.

10/28/2011 177 Version 0.8



NT35510



SDI (Host to Driver IC) SDO (Driver IC to Host)

R/W = 0 for Writing Command / Address

mand / Address High Byte Transmission

### 5.6 Data Transfer Break and Recovery

If there is a break in data transmission by RESX pulse, while transferring a Command or Frame Memory Data or Multiple Parameter command Data, before Bit D0 of the byte has been completed, then NT35510 will reject the previous bits and have reset the interface such that it will be ready to receive command data again when the chip select line (CSX) is next activated after RESX have been High state. See the following example (See *Fig. 5.6.1*)

If there is a break in data transmission by CSX pulse, while transferring a Command or Frame Memory Data or Multiple Parameter command Data, before Bit D0 of the byte has been completed, then NT35510 will reject the previous bits and have reset the interface such that it will be ready to receive the same byte re-transmitted when the chip select line (CSX) is next activated. See the following example (See *Fig. 5.6.2*)




Fig. 5.6.2 Serial bus protocol, write mode – interrupted by CSX

/W = 0 for Writing Command / Address

nd / Address High Byte Transmission

Break

10/28/2011 178 Version 0.8




NT35510

Display data transfer break is illustrated for reference purposes below.

Without break



With break (See and check also exceptions\*)



Break can be e.g. another command or noise pulse.

Fig. 5.6.3 Break during Parameter


\*) See also an exception on section "6.1 User Command Set" and Note 2.

The MCU can create a break condition when it is forcing DSI data lanes in the LP-11 mode

The NT35510 stops to control DSI data lanes (change from a transmitter mode to a received mode) if it was controlling DSI data lanes as a transmitter when the MCU is forcing DSI data lanes in the LP-11.

The break condition can be done any time when the MCU or the driver IC is controlling DSI data lanes e.g. the driver IC is sending data to the MCU.

Except MIPI interface, the data transfer break mechanism illustrated for reference purposes below.



10/28/2011 179 Version 0.8



NT35510

#### 5.7 Display Module Data Transfer Modes

The NT35510 has 3 kinds of color mode for transferring data to the frame Memory. There are 16-bit color per pixel, 18-bit color per pixel and 24-bit color per pixel. The data format is described for each interface. Data can be downloaded to the Frame Memory by 2 methods.

#### Method 1

The Image data is sent to the Frame Memory in successive Frame writes, each time the Frame Memory is filled, the Frame Memory pointer is reset to the start point and the next Frame is written.



Fig. 5.7.1 Data Transfer Method 1

#### Method 2

Image Data is sent and at the end of each Frame Memory download, a command is sent to stop Frame Memory Write. Then Start Memory Write command is sent, and a new Frame is downloaded.




Fig. 5.7.3 Data Transfer Method 2 with "Any Command" Break

#### NOTES:

- 1) The Frame Memory can contain odd and even number of pixels for both Methods. Only complete pixel data will be stored in the Frame Memory.
- 2) "Memory Write Continue (3Ch)" or "Memory Read Continue (3Eh)" commands are not stopping writing or reading to/from the frame memory. These commands can be used if there is wanted to continue the writing or reading to/from the frame memory when "Any Command" has stopped the memory writing or reading.
- 3) "Any Command" can be as same as "Start Frame Memory Write".

10/28/2011 180 Version 0.8



NT35510



### 5.8 RGB Interface

### 5.8.1 General Description


For direct interface with both graphic controller and MPU, NT35510 offer RGB interface mode to display video signal. The parallel RGB interface includes: VS, HS, DE, PCLK, D[23:0]. The interface is activated after Power On sequence (See section Power On/Off Sequence)

Pixel clock (PCLK) is running all the time without stopping and it is used to entering VS, HS, DE and D[23:0] states when there is a rising edge of the PCLK. The PCLK cannot be used as continues internal clock for other functions of the display module e.g. Sleep In –mode etc.

Vertical synchronization (VS) is used to tell when there is received a new frame of the display. This is negative ("0", low) active and its state is read to the display module by a rising edge of he PCLK signal.

Horizontal synchronization (HS) is used to tell when there is received a new line of the frame. This is negative ("0", low) active and its state is read to the display module by a rising edge of the PCLK signal.

Data Enable (DE) is used to tell when there is received RGB information that should be transferred on the display. This is a positive ("1", high) active and its state is read to the display module by a rising edge of the PCLK signal. D[23:0] (24-bit: R7-R0, G7-G0 and B7-B0;18-bit: R5-R0, G5-G0 and B5-B0; 16-bit: R4-R0, G5-G0 and B4-B0) are used to tell what is the information of the image that is transferred on the display (When DE= "1" and there is a rising edge of PCLK). D[23:0] can be "0" (low) or "1" (high). These lines are read by a rising edge of the PCLK signal.




Note: PCLK is an unsynchronized signal (It can be stopped)



#### 5.8.2 RGB Interface Timing Chart

The image information must be correct on the display, when the timings are in range on the interface.

However, the image information can be incorrect on the display, when timings are not out of range on the interface (Out of the range timings cannot on the host side). The correct image information must be displayed automatically (by the display module) on the next frame (vertical sync.) when there is returned from out of the range to in range interface timing.





NT35510

### 5.8.3 RGB Interface Mode Set

RGB I/F Mode	PCLK	DE	D23-D0	VS	HS	Register VFP[7:0], VBP[7:0] HFP[7:0], HBP[7:0]
RGB Mode 1 (SYNC + DE)	Used	Used	Used	Used	Used	Not used
RGB Mode 2 (SYNC only)	Used	Not used	Used	Used	Used	Used

In RGB Mode 1, writing data to line buffer is done by PCLK and Video Data Bus (D23 to D0), when DE is high state. The external clocks (PCLK, VS and HS) are used for internal displaying clock. So, controller must always transfer PCLK, VS and HS signal to NT35510 DDI.

In RGB Mode 2, back porch of Vsync VBP is defined by VBP[7:0] of RGBCTR command. And back porch of Hsync HBP is defined by HBP[7:0] of RGRCTR command. Front porch of Vsync VFP is defined by VFP[7:0] of RGBCTR command. And front porch of Hsync HFP is defined by HFP[7:0] of RGBCTR command.

Note: VBP[7:0]=Vsync+VBP and HBP[7:0]=Hsync+HBP.






Fig. 5.8.2 Video signal data writing method in RGB Mode 1 Interface

#### Notes:

#### 1. Constraint:

V-Back Porch (Vsync+VBP) $\geq 5$  HS lines, V-Front-Borch (VFP)  $\geq 2$  HS lines Vsync+VBP+VFP (porch of RGB signal) > VBPA/B/C[7:0] (internal display back porch) H-Back Porch (Hsync+HBP) $\geq 5$  PCLK clocks, H-Front-Porch (HFP)  $\geq 2$  PCLK clocks

*2. t<sub>VHS</sub>≧ 0ns* 

10/28/2011 184 Version 0.8






Fig. 5.8.3 Video signal data writing method in RGB Mode 2 Interface

#### Notes:

#### 1. Constraint:

V-Back Porch (VBP[7:0])  $\geq 5$  HS lines, V-Front Porch (VFP[7:0])  $\geq 2$  HS lines VBP[7:0]+VFP[7:0] (porch of RGB signal) > VBPA/B/C[7:0] (internal display back porch) H-Back Porch (HBP[7:0])  $\geq 5$  PCLK clocks, H-Back Porch (HFP[7:0])  $\geq 2$  PCLK clocks

2. *t*<sub>VHS</sub>≥ 0ns

10/28/2011 185 Version 0.8






Fig. 5.8.4 RGB with SPI Timing Sequence (Enter Internal Clock Mode, ICM="1")




Fig. 5.8.5 RGB with SPI Timing Sequence (Exit Internal Clock Mode, ICM="0")

10/28/2011 186 Version 0.8

With respect to the information represented in this document, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.



NT35510

#### 5.8.4 RGB Interface Bus Width Set


All 3-kinds of bus width can be available during RGB interface mode (selected by the COLMOD command (3A00h): VIPF[3:0]).

3A00h	D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Bus Width
50h	х	х	Х	R4	R3	R2	R1	R0	х	х	G5	G4	G3	G2	G1	GO	х	х	х	В4	ВЗ	B2	В1	В0	16-bit data
60h	х	х	R5	R4	R3	R2	R1	R0	х	х	G5	G4	G3	G2	G1	G0	х	х	B5	В4	ВЗ	B2	B1	В0	18-bit data
70h	<b>R7</b>	R6	R5	R4	R3	R2	R1	R0	G7	G6	G5	G4	G3	G2	G1	G0	В7	В6	В5	В4	ВЗ	B2	B1	ВО	24-bit data

#### NOTES:

- 1. "x": Unused RGB data bus connected with VSSI.
- 2. R0 is the LSB for the red component; G0 is the LSB for the green component, etc.
- 3. For 16-bit pixels, R primary color MSB is R4, G primary color MSB is G5 and B primary color MSB is B4.
- 4. For 18-bit pixels, R primary color MSB is R5, G primary color MSB is G5 and B primary color MSB is B5.
- 5. For 24-bit pixels, R primary color MSB is R7, G primary color MSB is G7 and B primary color MSB is B7

10/28/2011 187 Version 0.8



10/28/2011 188 Version 0.8

Write data for 18-bit RGB interface bus width set is shown below. ٧S "1" HS DE "1" **PCLK** D23 D22 D21 Rn, Bit 5 D20 Rn, Bit 4 D19 D18 D17 Rn, Bit 1 Rn. Bit ( D16 D15 D14 D13 G2, Bit 5 G3, Bit 5 Gn, Bit 5 D12 Gn, Bit 4 D11 Gn, bit 3 **D10** D9 G2. Bit 1 Gn, Bit 1 Gn, Bit 0 D8 D7 D6 D5 B2, Bit 5 B3, Bit 5 Bn, Bit 5 Bn, Bit 4 D3 Bn, Bit 3 D2 B2, Bit 2 B3, Bit 2 D1 B1, Bit 1 Bn, Bit 1 D0 B1. Bit 0 Bn, Bit 0 1st Pixel 2nd Pixel 3rd Pixel nth Pixel 18-bit data format extends to 24-bit data format B1[5] B1[4] B1[3] B1[2] B1[1] B1[0] B1[5] B1[4] G1[5] G1[4] G1[3] G1[2] G1[1] G1[0] G1[5] G1[4] R1[5] R1[4] R1[3] R1[2] R1[1] R1[0] R1[5] R1[4] R1[7] R1[6] R1[5] R1[4] R1[3] R1[2] R1[1] R1[0] G1[7] G1[6] G1[5] G1[4] G1[3] G1[2] G1[1] G1[0] B1[7] B1[6] B1[5] B1[4] B1[3] B1[2] B1[1] B1[0] 24-bit Frame Memory


10/28/2011 189 Version 0.8

G3



NT35510

Write data for 24-bit RGB interface bus width set is shown below.



10/28/2011 190 Version 0.8




### 5.9 Frame Memory

### 5.9.1 Configuration

The NT35510 has an integrated  $480 \times 864 \times 24$ -bit graphic type static RAM. This 9,953,280-bit memory allows to store on-chip a  $480 \times RGB \times 864$ ,  $480 \times RGB \times 854$ ,  $480 \times RGB \times 800$ ,  $480 \times RGB \times 720$  and  $480 \times RGB \times 640$  image with an 24-bit resolution (16.7M-color).

There will be no abnormal visible effect on the display when there is a simultaneous Panel Read and Interface Read or Write to the same location of the Frame Memory.





NT35510

#### 5.9.2 Address Counter

The address counter sets the addresses of the display data RAM for writing and reading.

Data is written pixel-wise into the RAM matrix of DRIVER. The data for one pixel or two pixels is collected (RGB 1-1-1-bit), according to the data formats. As soon as this pixel-data information is complete the "Write access" is activated on the RAM. The address pointers address the locations of RAM.

When CGM[7:0]="70h", the address ranges are X=0 to X=479 (1DFh) and Y=0 to Y=863 (35Fh).

When CGM[7:0]="6Bh", the address ranges are X=0 to X=479 (1DFh) and Y=0 to Y=853 (355h).

When CGM[7:0]="50h", the address ranges are X=0 to X=479 (1DFh) and Y=0 to Y=799 (31Fh).

When CGM[7:0]="28h", the address ranges are X=0 to X=479 (1DFh) and Y=0 to Y=719 (2CFh).

When CGM[7:0]="00h", the address ranges are X=0 to X=479 (1DFh) and Y=0 to Y=639 (27Fh).

Addresses outside these ranges are not allowed. Before writing to the RAM a window must be defined. The window is programmable via the command registers XS, YS designating the start address and XE, YE designating the end address.

For example, the whole display contents will be written when CGM[7:0]="50h", if the window is defined by the following values: XS=0 (0h) YS=0 (0h) and XE=479 (1DFh), YE=799 (31Fh).

In vertical addressing mode (MV=1), the Y-address increments after each byte, after the last Y-address (Y=YE), Y wraps around to YS and X increments to address the next column. In horizontal addressing mode (V=0), the X-address increments after each byte, after the last X-address (X=XE), X wraps around to XS and Y increments to address the next row. After the every last address (X=XE and Y=YE) the address pointers wrap around to address (X=XS and Y=YS).

For flexibility in handling a wide variety of display architectures, the commands "CASET, RASET" and "MADCTR" (see section 6 command list), define flags MX and MY, which allows mirroring of the X-address and Y-address. All combinations of flags are allowed. Fig. 5.2.2 show the available combinations of writing to the display RAM. When MX, MY and MV will be changed the data bust be rewritten to the display RAM.

For each image condition, the controls for the column and row counters apply as below:

Condition	Column Counter	Row Counter
When RAMWR/RAMRD command is accepted	Return to	Return to
When Kalviv K/KalvikD command is accepted	"Start Column (XS)"	"Start Row (YS)"
Complete Pixel Pair Read / Write action	Twice Increment by 1 (First Pixel n then Pixel n+1)	No change
The Column counter value is larger than "End Column (XE)"	Return to "Start Column (XS)"	Increment by 1
The Column counter value is larger than "End Column (XE)"	Return to	Return to
and the Row counter value is larger than "End Row (YE)"	"Start Column (XS)"	"Start Row (YS)"


#### NOTE:

Data is always written to the Frame Memory in the order, regardless of the Memory Write Direction set by command MADCTL (36h) bit MY, MX and MV. The write order for each pixel unit is (R, G, B) transferred from (D2, D1, D0) = (R, G, B). One pixel unit represents 1 column and 1 page counter value on the Frame Memory



### **5.9.3 Interface to Memory Write Direction**

The resultant image for each orientation setting is illustrated below.



NOTE: MV=D5 parameter of MADCTL command, MX=D6 parameter of MADCTL command, MY=D7 parameter of MADCTL command

10/28/2011 193 Version 0.8

NT35510

### 5.9.4 Frame Memory to Display Address Mapping

The frame memory to display address mapping for 480RGB x 864 resolution (RSMX=RSMY="0") is shown below figure. The maximum address of RA/SA/CA and used source outputs are decided by bit CGM[2:0] (see command 2Ah CASET, 2Bh PASET and section 8.2).

		Р	ixel	1	P	Pixel	2						Pix	cel N	<b>I</b> -1	Р	ixel l	N		
Source	Output	S1	S2	S3	S4	S5	S6	S7	S8								S1439		S1~S	31440
		R0	G0	B0	R1	G1	B1	R2	G2		G477	B477	R478	G478	B478	R479	G479	B479		
RA (	CA*)		$\hat{\mathbb{X}}$	<b>*</b>	<u></u>	$\sqrt{k}$	<b>≠</b> ↑			RGB=0 :>			<b>*</b>	$\hat{\mathbb{X}}$	<b>*</b>	<b>↑</b> ×	$\hat{\mathbb{X}}$	<b>*</b> Î	S	Α
MY=0	MY=1			\_						KGB=1				<u>(1</u>	<u>\</u>			$oxed{oxed}$	ML=0	ML=1
0	863																		0	863
1	862																		1	862
2	861																		2	861
3	860																		3	860
4	859									   									4	859
5	858									-									5	858
6	857									-									6	857
7	856																		7	856
8	855																		8	855
9	854																		9	854
10	853																		10	853
11	852																		11	852
:	: •	••	:	:	:	:	:	:	:		:	:	:	:	:	:	:		:	:
:	$a \mid$	:	:	:	:	:	:	:	:		:	:	:	:	:	:	:	:	:	:
		:	:	:	: ,		10	Ċ		$\mathbf{D}$	- 4	4	·				1:	:	:	:
// (!:	11: //	:	:	:	:	リ	15	<i>DI</i>	a	y Pa	はし	lt	711		D	a	ta	:	:	:
<i>III</i>	<i>IJ</i> :	:	:	:	:	:	: '	:	: <b>'</b>		:	:	:	:	:	:	:	:	:	:
17	:	:	:	:	:	:	:	:	:		:	:	:	:	:	:	:	:	:	:
856	7																		856	7
857	6																		857	6
858	5																		858	5
859	4																		859	4
860	3																		860	3
861	2																		861	2
862	1																		862	1
863	0																		863	0
A * Y	MX=0		0			1								478			479			
CA (RA*)	MX=1		479			478								1			0			

RA = Row Address,

CA = Column Address,

SA = Scan Address.

MX = Mirror X-axis (Column address direction parameter), D6 parameter of MADCTL command

MY = Mirror Y-axis (Row address direction parameter), D7 parameter of MADCTL command

ML = Scan direction parameter, D4 parameter of MADCTL command

PTD = Source output voltage selection for 1-bit data "0" and "1", parameter of PWCTR5 command

10/28/2011 194 Version 0.8

<sup>\*</sup> RA and CA is exchange when MV = "1"




### 5.10 Tearing Effect Information

### 5.10.1 Tearing Effect Output Line

The Tearing Effect output line supplies to the MPU a Panel synchronization signal. This signal can be enabled or disabled by the Tearing Effect Line Off & On commands. The mode of the Tearing Effect signal is defined by the parameter of the Tearing Effect Line On command. The signal can be used by the MPU to synchronize Frame Memory Writing when displaying video images.

#### **5.10.1.1 TEARING EFFECT LINE MODES**


Mode 1, the Tearing Effect Output signal consists of V-Blanking Information only:



tvdh = The LCD display is not updated from the Frame Memory

tvdl = The LCD display is updated from the Frame Memory (except Invisible Line - see below)


Mode 2, the Tearing Effect Output signal consists of V-Blanking and H-Blanking Information, there is one V-sync and 864 H-sync pulses per field.



thdh = The LCD display is not updated from the Frame Memory

that = The LCD display is updated from the Frame Memory (except Invisible Line - see above)

Mode 3, this mode turn on the Tearing Effect Output signal when vertical scanning reaches line N.




N = The N-th scanning line which set by register N[15:0] of command STESL (44h)

The TE mode selection is described as below table

DOPCTR (B100h)	TEOFF (34h) TEON (35h)	STESL (44h)	TE Output
DSITE	M	N[15:0]	
0	X	X	TE off (output low)
1	34h	X	TE off (output low)
1	35h with M=0	N[15:0]=0	TE high in V-porch region (Mode 1)
1	35h with M=0	N[15:0]≠0	TE high at N-th line (Mode 3)
1	35h with M=1	X	TE high in all V-porch and H-porch region (Mode 2)

10/28/2011 195 Version 0.8





NOTE: During Sleep In Mode, the Tearing Output Pin is active Low

10/28/2011 196 Version 0.8



#### **5.10.1.2 TEARING EFFECT LINE TIMING**

The Tearing Effect signal is described below:





Table 5.10.1 AC characteristics of Tearing Effect Signal

Symbol	Parameter	min	max	unit Description
tvdl	Vertical Timing Low Duration	TBD	. (	ms
tvdh	Vertical Timing High Duration	1000		μs
thdl	Horizontal Timing Low Duration	TBD		μs
thdh	Horizontal Timing High Duration	TBD	500	μs

#### Notes:

- 1. The timings in above table apply when MADCTL ML=0 and ML=1.
- 2. The signal's rise and fall times (tr, tf) are stipulated to be equal to or less than 15ns when the maximum load is TBD  $\Omega$ .

The signal's rise and fall times (tf, tr) are stipulated to be equal to or less than 15ns.




The Tearing Effect Output Line is fed back to the MPU and should be used as shown below to avoid Tearing Effect:


10/28/2011 197 Version 0.8



#### 5.10.1.3 EXAMPLE 1: MPU WRITE IS FASTER THAN PANEL READ.



Data write to Frame Memory is now synchronized to the Panel Scan. It should be written during the vertical sync pulse of the Tearing Effect Output Line. This ensures that data is always written ahead of the panel scan and each Panel Frame refresh has a complete new image:




10/28/2011 198 Version 0.8




NT35510

#### 5.10.1.4 EXAMPLE 2: MPU WRITE IS SLOWER THAN PANEL READ.



The MPU to Frame Memory write begins just after Panel Read has commenced i.e. after one horizontal sync pulse of the Tearing Effect Output Line. This allows time for the image to download behind the Panel Read pointer and finishing download during the subsequent Frame before the Read Pointer "catches" the MPU to Frame memory write position.



10/28/2011 199 Version 0.8






#### 5.10.2 Tearing Effect Bus Trigger

A Tearing Effect Bus Trigger information supplies to the MCU a Panel synchronization trigger and this Tearing Effect Bus Trigger information can be enabled or disabled by "Tearing Effect Line On (35h)" and "Tearing Effect Line Off (34h)" commands when the only mode of the Tearing Effect Signal is V-Sync information.


The driver IC is sending this trigger information in Escape Mode after the Bus Turnaround (BTA). and at a rising edge of the internal V-sync (A start of the new image frame). See section "Tearing Effect (TEE)"



### A Rising Edge of the V-sync and DSI-D0

The Tearing Effect Bus Trigger can use in both DSI case with or without the TE line when the driver IC is sending the TE trigger if it received a correct tearing effect trigger request as this is described on section "5.10.2.3 Tearing Effect Bus Trigger Sequence".

10/28/2011 200 Version 0.8



IMINARY NT35510

### 5.10.2.1 TEARING EFFECT BUS TRIGGER ENABLE

The MCU can enable the Tearing Effect Bus Trigger on the driver IC in 2 different ways when Short Packet (SPa) or Long Packet (LPa) is used. These cases are illustrated below.:

												Ρ	ac	ket	He	ad	er	(Pl	H)												
													Pa	ack	et I	Dat	ta (	PD	)				_	ı							
	DI         Data 0 (DCS)         Data 1 (Parameter)         ECC           15hex         35hex (Tearing Effect Line On)         00hex (V-Sync)         2Fhex																														
1	0	1	0	1	0	0	0	1	0	1	0	1	1	0	0	0	0	0	0	0	0	0	0	1	1	1	1	0	1	0	0
B 0	B 1	B 2	B 3	B 4	B 5	B 6	B 7	B 0	B 1	B 2	B 3	B 4	B 5	B 6	B 7	B 0	B 1	B 2	B 3	B 4	B 5	B 6	B 7	B 0	B 1	B 2	B 3	B 4	B 5	B 6	B 7
L S B							M S B	L S B							M S B	LSB							M S B	LSB	,	Uc	1	اد ا	$\sqrt{}$		M S B
															Tir	ne					$\overline{}$	1		1	1	7	1	//		7 N	

Tearing Effect Bus Trigger Enable (DCSW1-S) Short Packet (SPa)

Packet Header (PH)

k								4				<u> </u>	- 5										V			I = I	<u> </u>		-			$\overline{}$
ĺ					)I				W	C (L	eas	t Si	gnifi	can	t By	te)	W	C (N	/lost	Sig	gnific	cant	Byt	e)				EC	CC			
ĺ				391	hex							02h	nex							001	nex							13h	hex			
	1	0	0	1	1	1	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	1	1	0	0
	B 0	B 1	B 2	B 3	B 4	В5	B 6	B 7	B 0	B 1	B 2	B 3	B 4	B 5	В6	B 7	во	B 1	B 2	B 3	B 4	В5	B 6	B 7	B 0	B 1	B 2	B 3	B 4	B 5	B 6	B 7
	S B		I		2			M S B	L S B				10		))'	M S B	S B							M S B	L S B							M S B

Packet Data (PD) Packet Footer (PF) Data 0 (DCS) Data 1 (Parameter) CRC (Least Significant Byte) CRC (Most Significant Byte) 35hex (Tearing Effect Line On) 00hex (V-Sync) A2hex 38hex 0 1 1 0 0 0 0 0 0 0 0 M S B M S B L S B M S B М L S B S B S B Time

Tearing Effect Bus Trigger Enable (DCSW-L) Long Packet (LPa)





#### 5.10.2.2 TEARING EFFECT BUS TRIGGER DISABLE

The MCU can disable the Tearing Effect Bus Trigger on the driver IC in 2 different ways when Short Packet (SPa) or Long Packet (LPa) is used. These cases are illustrated below.:

Packet	Header	(PH)

	_													_																_	_
								ا					Pa	ack	et l	Dat	a (	PD	)					ı							
	DI Data 0 (DCS) Data 1 (Parameter) ECC  15hex 34hex (Tearing Effect Line Off) 00hex (V-Sync) 26hex																														
	15hex 34hex (Tearing Effect Line Off) 00hex (V-Sync) 26hex																														
1																0	0														
_		B 2	B 3	B 4	B 5	B 6	B 7	B 0	B 1	B 2	B 3	B 4	B 5	B 6	B 7	B 0	B 1	B 2	B 3	B 4	B 5	B 6	B 7	B 0	B 1	B 2	B 3	B 4	B 5	B 6	B 7
							M S B	L S B							M S B	LSB				<u> </u>	\[\frac{1}{2}		Мυ	⊔ ഗ B						715	M S B
															Tir	ne		25	II		<u> </u>	K		11			<u> </u>				_
	-	B B D 1	B B B D 1 2	15i 1 0 1 0 3 B B B 0 1 2 3	15hex 1 0 1 0 1 3 B B B B 0 1 2 3 4	15hex 1 0 1 0 1 0 3 B B B B B B 0 1 2 3 4 5	15hex  1 0 1 0 1 0 0  3 B B B B B B B B 0 1 2 3 4 5 6	15hex  1 0 1 0 1 0 0 0 0  3 B B B B B B B B B B B B B B B B B B	15hex 34h 1 0 1 0 1 0 0 0 0 0 3 B B B B B B B B B B 0 1 2 3 4 5 6 7 0 M L S S	15hex 34hex (1 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 1 2 3 4 5 6 7 0 1 5 5 5 5	15hex   34hex (Tea 1 0 1 0 1 0 0 0 0 0 1 3 B B B B B B B B B B B B 0 1 2 3 4 5 6 7 0 1 2 M L S S	15hex 34hex (Tearing 1 0 1 0 1 0 0 0 0 0 0 1 0  B B B B B B B B B B B B B B B B B B	15hex 34hex (Tearing Effective 1	DI Data 0 (DCS)  15hex 34hex (Tearing Effect L  1 0 1 0 1 0 0 0 0 0 1 0 1 1  B B B B B B B B B B B B B B B B B	DI Data 0 (DCS)  15hex 34hex (Tearing Effect Line of the control o	DI Data 0 (DCS)  15hex 34hex (Tearing Effect Line Off)  1 0 1 0 1 0 0 0 0 0 1 0 1 1 0 0  B B B B B B B B B B B B B B B B B	DI Data 0 (DCS)  15hex 34hex (Tearing Effect Line Off)  1 0 1 0 1 0 0 0 0 1 0 1 1 0 0 0  B B B B B B B B B B B B B B B B	DI Data 0 (DCS) Data 0 (DCS)  15hex 34hex (Tearing Effect Line Off)  1 0 1 0 1 0 0 0 0 1 0 1 0 0 0 0 0 0 0	DI Data 0 (DCS) Data 1  15hex 34hex (Tearing Effect Line Off) 00h  1 0 1 0 1 0 0 0 0 0 1 0 1 1 0 0 0 0 0  B B B B B B B B B B B B B B	15hex   34hex (Tearing Effect Line Off)   00hex (1	DI Data 0 (DCS) Data 1 (Parar 15hex 34hex (Tearing Effect Line Off) 00hex (V-State 1	DI Data 0 (DCS) Data 1 (Parameter 15hex 34hex (Tearing Effect Line Off) 00hex (V-Sync)  1 0 1 0 1 0 0 0 0 0 1 0 1 1 0 0 0 0 0	DI Data 0 (DCS) Data 1 (Parameter)  15hex 34hex (Tearing Effect Line Off) 00hex (V-Sync)  1 0 1 0 1 0 0 0 0 0 1 0 1 0 1 1 0 0 0 0	DI Data 0 (DCS) Data 1 (Parameter)  15hex 34hex (Tearing Effect Line Off) 00hex (V-Sync)  1 0 1 0 1 0 0 0 0 0 1 0 1 1 0 0 0 0 0	DI Data 0 (DCS) Data 1 (Parameter)  15hex 34hex (Tearing Effect Line Off) 00hex (V-Sync)  1 0 1 0 1 0 0 0 0 1 0 1 1 0 0 0 0 0 0	DI Data 0 (DCS) Data 1 (Parameter)  15hex 34hex (Tearing Effect Line Off) 00hex (V-Sync)  1 0 1 0 1 0 0 0 0 0 1 0 1 1 0 0 0 0 0	DI	DI Data 0 (DCS) Data 1 (Parameter) EC  15hex 34hex (Tearing Effect Line Off) 00hex (V-Sync) 26h  1 0 1 0 1 0 0 0 0 1 0 1 1 0 0 0 0 0 0	DI Data 0 (DCS) Data 1 (Parameter) ECC    15hex   34hex (Tearing Effect Line Off)   00hex (V-Sync)   26hex     0	DI Data 0 (DCS) Data 1 (Parameter) ECC  15hex 34hex (Tearing Effect Line Off) 00hex (V-Sync) 26hex  1 0 1 0 1 0 0 0 0 0 1 1 1 0 0 0 0 0 0	DI Data 0 (DCS) Data 1 (Parameter) ECC  15hex 34hex (Tearing Effect Line Off) 00hex (V-Sync) 26hex  1 0 1 0 1 0 0 0 0 0 1 0 1 1 0 0 0 0 0

Tearing Effect Bus Trigger Disable (DCSW1-S)

Short Packet (SPa)

## Packet Header (PH)

Į.					1			II		$U_{\bullet}$									II													$\overline{}$
					)I				W	C (L	.eas	t Si	gnifi	can	t By	te)	8	C (N	/lost	t Sig	gnific	cant	Byt	:e)				EC	CC			
		39hex 01hex 01hex 01											hex							001	nex							15ł	nex			
$\backslash$	1	0 0 1 1 1 0 0 1 0 0 0											0	9	0	0	0	0	0	0	0	0	0	0	1	0	1	0	1	0	0	0
1	ВО	B 1	B 2	B 3	B 4	B 5	B 6	B 7	B 0	B 1	B 2	B 3	B 4	B 5	В6	B 7	ВО	В1	B 2	B 3	B 4	B 5	B 6	B 7	B 0	B 1	B 2	В3	B 4	B 5	B 6	B 7
	L S B							M S B	L S B	,						M S B	L S B							M S B	L S B							M S B

### Packet Data (PD)

## Packet Footer (PD)

1				_	_				<u> </u>															$\neg$
			Da	ta 0	(DC	CS)			CR	C (L	_eas	st Si	gnif	icar	ıt By	/te)	CF	RC (	Mos	t Si	gnifi	ican	t By	te)
3	4h	ex (	Tea	ring	Effe	ect L	ine	Off)				20ł	nex							78ł	nex			
	)	0	1	0	1	1	0	0	0	0	0	0	0	1	0	0	0	0	0	1	1	1	1	0
E	3	B 1	B 2	B 3	B 4	B 5	В6	B 7	ВО	B 1	B 2	B 3	B 4	B 5	В6	B 7	B 0	B 1	B 2	B 3	B 4	B 5	B 6	B 7
- 1 '	S							М o в	∟ов							Мѕв	LSB							M S B
/	_									,		Tir	ne		,			,						

Tearing Effect Bus Trigger Disable (DCSW-L)

Long Packet (LPa)

10/28/2011 202 Version 0.8



IMINARY NT35510

### **5.10.2.3 TEARING EFFECT BUS TRIGGER SEQUENCES**

## Tearing Effect Bus Trigger Enable Sequence – DCSW-L and HSDT

MCU			D: 1			
	MC			Display	Module	
Line	Packet Sender	Interface Mode Control	Information Direction	Interface Mode Control	Packet Sender	Comment
1	-	LP-11	=>	-	-	Start
2	DCSW-L	HSDT	=>	-	-	Tearing Effect Bus Trigger Enable
3	EoTP	HSDT	=>	-	-	End of Transmission Packet
4	-	LP-11	=>	-	-	
5	-	ВТА	<=>	ВТА	-	Interface control change from the MCU to the display module
6	-	-	<=	LP-11		If no error => goto line 8 If error is corrected by ECC => goto line 19 If error => goto line 30
7						
8	-	-	<=	ACK		No Error
9	-	-	<	LP-11	<u> </u>	
10	-	ВТА	<=>	ВТА	a C	Interface control change from the display module to the MCU
11	-	LP-11	=>	- 1	<del>-110</del>	
12	-	BTA	<=> (	BTA		Interface control change from the MCU to the display module
13		7 0-	~=II C	LP-11	-	
14			<=	TEE	-	TE (Escape Trigger) on the next V-Sync
15	- 6	/ // //	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	LP-11	-	
16	-	ВТА	<b>&lt;=&gt;</b>	ВТА	-	Interface control change from the display module to the MCU
17	-	LP-11	=>	-	-	End
18						
19	-	-	<=	LPDT	AwER	Error Report
20	-	-	<=	LP-11	-	
21	-	ВТА	<=>	ВТА	-	Interface control change from the display module to the MCU
22	-	LP-11	=>	-	-	
23	-	ВТА	<=>	ВТА	-	Interface control change from the MCU to the display module
24	-	-	<=	LP-11	-	• •
25	-	-	<=	TEE	-	TE (Escape Trigger) on the next V-Sync
26	-	-	<=	LP-11	-	
27	-	ВТА	<=>	ВТА	-	Interface control change from the display module to the MCU
28	-	LP-11	=>	-	-	End

10/28/2011 203 Version 0.8



## NT35510

29						
30	-	-	<=	LPDT	AwER	Error Report
31	ı	-	<b>\</b> =	LP-11	•	
32		ВТА	<b>&lt;=&gt;</b>	ВТА	-	Interface control change from the display module to the MCU
33	1	LP-11	<b>!!</b>	-	-	If the MCU is not forcing BTA => goto line 34 If the MCU is forcing BTA => goto line 35
34	-	LP-11	=>	-	-	End
35						
36		ВТА	<b>&lt;=&gt;</b>	ВТА	-	Interface control change from the MCU to the display module
37	-	-	=>	LP-11	-	Dead-Lock (No TE information)
38	1	LP-11	<b>"</b>	- n [		The MCU is forced to start to control the interface. The display module detects Bus Connection Error (BCE)
39	-	ВТА	<=>	ВТА		Interface control change from the MCU to the display module
40	-	-	<b>√</b>	LP-11		
41	-			LPDT	AWER	Error Report (Bus Connection Error (BCE) is reported)
42			<b>&lt;=</b>	LP-11	11 110	<i>y</i> •
43	-	ВТА	<=>	BTA		Interface control change from the display module to the MCU
44	-	LP-11	=>		-	End

Notes:

1. Lines 1 ~ 17 are needed for every frame.

2. Bit 5 and Bit 7 of the AwER are applied.



NT35510

## Tearing Effect Bus Trigger Enable Sequence – DCSW-L and LPDT

MCU			Display	Module		
Line	Packet Sender	Interface Mode Control	Information Direction	Interface Mode Control	Packet Sender	Comment
1	-	LP-11	=>	-	-	Start
2	DCSW-L	LPDT	=>	-	-	Tearing Effect Bus Trigger Enable
3	-	LP-11	=>	-	-	
4	-	ВТА	<=>	ВТА	-	Interface control change from the MCU to the display module
5	ı	ı	<b>\</b> =	LP-11	-	If no error => goto line 7 If error is corrected by ECC => goto line 18 If error => goto line 29
6						
7	-	-	<b>\</b>	ACK		No Error
8	ı	ı	<b>\=</b>	LP-11		
9	-	ВТА	<=>	ВТА		Interface control change from the display module to the MCU
10	-	LP-11	=	1111	70 -	
11	-	ВТА	<=> BTA		Interface control change from the MCU to the display module	
12	- , =		<b>//</b> <=	LP-11	<u> </u>	<i>y</i> •
13			<= C	) (TEE		TE (Escape Trigger) on the next V-Sync
14		-	V±	LP-11	-	
15	-	ВТА	<=> \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	ВТА	-	Interface control change from the display module to the MCU
16	-	LP-11	=>	-	-	End
17						
18	-	11 -	<=	LPDT	AwER	Error Report
19	-	-	<=	LP-11	-	
20	-	ВТА	<=>	ВТА	-	Interface control change from the display module to the MCU
21	-	LP-11	=>	-	-	
22	-	ВТА	<=>	ВТА	-	Interface control change from the MCU to the display module
23	-	-	<=	LP-11	-	
24	-	-	<=	TEE	-	TE (Escape Trigger) on the next V-Sync
25	-	-	<=	LP-11	-	
26	-	ВТА	<=>	ВТА	-	Interface control change from the display module to the MCU
27	-	LP-11	=>	-	-	End

10/28/2011 205 Version 0.8



NT35510

28						
29	-	-	<=	LPDT	AwER	Error Report
30	1	-	<b>\=</b>	LP-11	1	
31	-	ВТА	<=>	ВТА	-	Interface control change from the display module to the MCU
32	1	LP-11	<b>!!</b>	-	-	If the MCU is not forcing BTA => goto line 33 If the MCU is forcing BTA => goto line 35
33	-	LP-11	=>	-	-	End
34						
35	-	ВТА	<=>	ВТА	-	Interface control change from the MCU to the display module
36	-	-	=>	LP-11	-	Dead-Lock (No TE information)
37	1	LP-11	<b>"</b>	- n [		The MCU is forced to start to control the interface. The display module detects Bus Connection Error (BCE)
38	-	ВТА	<=>	ВТА		Interface control change from the MCU to the display module
39	-	-	<b>√</b>	LP-11		
40	-			LPDT	AWER	Error Report (Bus Connection Error (BCE) is reported)
41			<=	LP-11	11 110	
42	-	ВТА	<=>	BTA		Interface control change from the display module to the MCU
43	-	LP-11	( <del>-</del> 7)		-	End

Notes:

1. Lines 1 ~ 16 are needed for every frame.

2. Bit 5 and Bit7 of the AwER are applied.



NT35510

## Tearing Effect Bus Trigger Enable Sequence – DCSW1-S and HSDT

MCU			Display	Module		
Line	Packet Sender	Interface Mode Control	Information Direction	Interface Mode Control	Packet Sender	Comment
1	-	LP-11	=>	-	-	Start
2	DCSW1-S	HSDT	=>	-	-	Tearing Effect Bus Trigger Enable
3	EoTP	HSDT	=>	-	-	End of Transmission Packet
4	-	LP-11	=>	-	-	
5	-	ВТА	<=>	ВТА	-	Interface control change from the MCU to the display module
6	-	-	<=	LP-11		If no error => goto line 8 If error is corrected by ECC => goto line 19 If error => goto line 30
7						
8	-	-	<=	ACK		No Error
9	-	-	<=	LP-11	11-11-	
10	-	ВТА	< <del>=</del> >	вта	70 -	Interface control change from the display module to the MCU
11	-	LP-11	// = <del>\</del> \ \ \ \	<u>)</u>		
12		ВТА	<=>	ВТА		Interface control change from the MCU to the display module
13			\ \ \	LP-11		
14				TEE	-	TE (Escape Trigger) on the next V-Sync
15			<=	LP-11	-	
16	-	ВТА	<b>V=&gt;</b>	BTA	-	Interface control change from the display module to the MCU
17	-	LP-11	=>	-	-	End
18						
19	-	-	<=	LPDT	AwER	Error Report
20	-	-	<=	LP-11	-	
21	-	BTA	<=>	BTA	-	Interface control change from the display module to the MCU
22	-	LP-11	=>	-	-	
23	-	ВТА	<=>	ВТА	-	Interface control change from the MCU to the display module
24	-	-	<=	LP-11	-	
25		-	<=	TEE	-	TE (Escape Trigger) on the next V-Sync
26	-	-	<=	LP-11	-	
27	-	ВТА	<=>	ВТА	1	Interface control change from the display module to the MCU
28	-	LP-11	=>	-	-	End

10/28/2011 207 Version 0.8



## NT35510

29						
30	-	-	<=	LPDT	AwER	Error Report
31	-	-	<=	LP-11	-	·
32	-	ВТА	<=>	ВТА	-	Interface control change from the display module to the MCU
33	-	LP-11	=>	-	-	If the MCU is not forcing BTA  => goto line 34  If the MCU is forcing BTA  => goto line 36
34	-	LP-11	=>	-	-	End
35						
36	-	ВТА	<=>	ВТА	-	Interface control change from the MCU to the display module
37	-	-	<b>=</b>	LP-11	-	Dead-Lock (No TE information)
38	1	LP-11	=>	- n [		The MCU is forced to start to control the interface. The display module detects Bus Connection Error (BCE)
39	-	ВТА	<=>	ВТА		Interface control change from the MCU to the display module
40	-	-	<b>√</b>	LP-11		
41	-			LPDT	AWER	Error Report (Bus Connection Error (BCE) is reported)
42			<b>&lt;=</b>	LP-11	11 110	
43	-	ВТА	<=>	BTA		Interface control change from the display module to the MCU
44	-	LP-11	( <del>-</del>		-	End

Notes:

1. Lines 1 ~ 17 are needed for every frame.

2. Bit 5 and Bit 7 of the AwER are applied.



NT35510

## Tearing Effect Bus Trigger Enable Sequence – DCSW1-S and LPDT

	MCU			Display	Module	
Line	Packet Sender	Interface Mode Control	Information Direction	Interface Mode Control	Packet Sender	Comment
1	-	LP-11	=>	-	-	Start
2	DCSW1-S	LPDT	=>	-	-	Tearing Effect Bus Trigger Enable
3	-	LP-11	=>	-	-	
4	-	ВТА	<=>	ВТА	-	Interface control change from the MCU to the display module
5	1	1	<b>&lt;=</b>	LP-11	-	If no error => goto line 7 If error is corrected by ECC => goto line 18 If error => goto line 29
6						
7	-	-	<=	ACK		No Error
8	-	-	<=	LP-11		
9	-	ВТА	<=>	BTA		Interface control change from the display module to the MCU
10	-	LP-11	=	11111	- (	
11	-	ВТА	<= <b>&gt;</b>		C Int	Interface control change from the MCU to the display module
12	- ~ =		<b>/</b> <=	LP-11	11-110	<i>y</i> •
13		<u> </u>	<	2 (TEE		TE (Escape Trigger) on the next V-Sync
14		-	(V+	LP-11	-	
15	-	ВТА	<= <b>&gt;</b>	ВТА	-	Interface control change from the display module to the MCU
16	-	LP-11	î	-	-	End
17						
18	-	<u>u</u> -	<=	LPDT	AwER	Error Report
19	-	-	<=	LP-11	-	
20	-	ВТА	<=>	ВТА	-	Interface control change from the display module to the MCU
21	-	LP-11	=>	-	-	
22	-	ВТА	<=>	ВТА	-	Interface control change from the MCU to the display module
23	-	-	<=	LP-11	-	
24	-	-	<=	TEE	-	TE (Escape Trigger) on the next V-Sync
25	-	-	<=	LP-11	-	
26	-	ВТА	<=>	ВТА	-	Interface control change from the display module to the MCU
27	-	LP-11	=>	-	-	End

10/28/2011 209 Version 0.8



28						
29	1	-	<=	LPDT	AwER	Error Report
30	-	-	<=	LP-11	-	
31	-	ВТА	<=>	ВТА	-	Interface control change from the display module to the MCU
32	1	LP-11	=>	-	-	If the MCU is not forcing BTA  => goto line 33  If the MCU is forcing BTA  => goto line 35
33	-	LP-11	=>	-	-	End
34						
35	•	ВТА	<=>	ВТА	1	Interface control change from the MCU to the display module
36	-	-	<=	LP-11	-	Dead-Lock (No TE information)
37	1	LP-11	=>	- 05		The MCU is forced to start to control the interface. The display module detects Bus Connection Error (BCE)
38	-	ВТА	<=>	ВТА		Interface control change from the MCU to the display module
39	-	-	<b>√</b> ∓ <b>○</b> \	LP-11		
40	-		<b>(4)</b>	LPDT	AWER	Error Report (Bus Connection Error (BCE) is reported)
41			<b>\</b> =	LP-11	11 110	
42	-	ВТА	<=>	ВТА		Interface control change from the display module to the MCU
43	-	LP-11	=>		-	End

Notes:

1. Lines 1 ~ 16 are needed for every frame.

2. Bit 5 and Bit 7 of the AwER are applied.



NT35510

### Tearing Effect Bus Trigger Disable Sequence - DCSWN-S and LPDT

		MCU			Display Module			
	Line	Packet Sender	Interface Mode Control	Information Direction	Interface Mode Control	Packet Sender	Comment	
	1	-	LP-11	=>	-	-	Start	
ſ	2	DCSWN-S	LPDT	=>	-	-	Tearing Effect Bus Trigger Disable	
ſ	3	-	LP-11	=>	-	-		

## Tearing Effect Bus Trigger Disable Sequence – DCSWN-S and HSDT

	MCU			Display Module		
Line	Packet Sender	Interface Mode Control	Information Direction	Interface Mode Control	Packet Sender	Comment
1	-	LP-11	=>	-	ant [	Start
2	DCSWN-S	HSDT	=>	٦٦ -		Tearing Effect Bus Trigger Disable
3	EoTP	HSDT	=>			End of Transmission Packet
4	-	LP-11	=>	11-11/4	<i>\\\\</i> -	

10/28/2011 211 Version 0.8



NT35510

#### 5.11 Checksum

The display module consists of two 8-bit checksum registers, which are used checksum calculations for "User Command Set" area registers (includes the frame memory), on the display module.

One of the checksum registers is "First Checksum" (FCS) and another is "Continue Checksum" (CCS).

These register values are set to 00h as an initial value when there is started to calculate a new checksum.

The display module is starting to calculate the new checksum after there is a write access on "User Command Set" area registers. This means that read commands are not used as a calculation starting trigger in this case.

The checksum calculation is always interrupted, when there is a new write access on Nokia area registers. The checksum calculation is also started from the beginning.

The result of the first finished checksum calculation is stored on the FCS register, which value is kept until there is the new write access on "User Command Set" area registers and the new checksum value is calculated in the first time again.

The maximum time, when the FCS is readable, is 150ms after there is the last write access on "User Command Set" area registers.

The checksum calculation is continuing after the finished first checksum calculation where the FCS has gotten the checksum value. These new checksum values are always stored on CCS register (Old value is replaced a new one) after the last Nokia area register has been calculated to the checksum.

The maximum time, when the CCS is readable in the first time, is 300ms after there is the last write access on "User Command Set" area registers.

There is always updated a checksum comparison bit (See section: "Read Display Self-Diagnostic Result (0Fh)" and bit D0) when there is compared FCS and CCS checksums after a new checksum value is stored on CCS.

The maximum time, when the comparison has been done between FCS and CCS in the first time, is 300ms then the comparison has been done in every 150ms (this is maximum time).

User can read FCS, CCS and Comparison bit D0 values. See section: "Read First Checksum (AAh)", "Read Continue Checksum (AFh)" and "Read Display Self-Diagnostic Result (0Fh)".

There can be an overflow during a checksum calculation. These overflow bits are not needed to store anywhere. This means that these overflow bits can be ignored by the display module.

An example of the checksum calculation:

- Register Values: A1h, 12h, 81h, DEh, F2h
- Calculated Value: 304h (= A1h + 12h + 81h + DEh + F2h)
- Ignored Bits: 3h
- Stored Checksum: 04h

This checksum calculation function is only running in "Sleep Out" mode and it is stopped in "Sleep In" mode.



Table 5.11.1 Checksum Sequence

Step Note1	Time Note2	Action	Temporary Register	First Checksum Register (FCS)	Continue Checksum Register (CCS)	Comment
1	0	Initialization	Set to 00h	Set to 00h	Set to 00h	The last write action on "User Command Set" area registers => FCS an CCS registers are initialized
2	0   150ms	Continue sum of "User Command Set" area registers	Counting	-	-	The first register counting is running
3	150ms	Stores sum of registers on FCS register	Set to 00h after value is moved to FCS register	Stores sum of "User Command Set" area registers on FCS register	<u>.</u>	The result of the first register counting is stored on FCS register. The result of the FCS is available to the MPU
4	150ms   300ms	Continue sum of "User Command Set" area registers	Counting			The second register counting is running
5	300ms	Stores sum of registers on CCS register     CCS register     CCS register     CCS value	Set to 00h after value is moved to CCS register		Stores sum of "User Command Set" area registers on CCS register	The result of the comparison is stored on separated registers, which can read separated read commands. The result of the CCS and comparison result are available to the MPU
6	300ms 450ms	Continue sum of "User Command Set" area registers	Counting	SU		The third register counting is running
7	450ms	Stores sum of registers on CCS register     CCS register     CCS register     CCS value	Set to 00h after value is moved to CCS register	-	Stores sum of "User Command Set" area registers on CCS register	The result of the comparison is stored on separated registers, which can read separated read commands. The result of the CCS and comparison result are available to the MPU
8	450   600ms	Continue sum of "User Command Set" area registers	Counting	-	-	The fourth register counting is running
9	600ms	Stores sum of registers on CCS register     Compares stored FCS and CCS value	Set to 00h after value is moved to CCS register	-	Stores sum of "User Command Set" area registers on CCS register	The result of the comparison is stored on separated registers, which can read separated read commands. The result of the CCS and comparison result are available to the MPU
10	etc	-	-	-	-	Same sequence continue e.g. step 4 and 5

10/28/2011 213 Version 0.8



NT35510

## 5.12 Power On/Off Sequence

VDDI and VDD (VDDA) can be applied in any order.

VDD (VDDA) and VDDI can be powered down in any order.

During power off, if LCD is in the Sleep Out mode, VDD (VDDA) and VDDI must be powered down minimum 120msec after RESX has been released.

During power off, if LCD is in the Sleep In mode, VDDI or VDD (VDDA) can be powered down minimum 0msec after RESX has been released.

CSX can be applied at any timing or can be permanently grounded. RESX has priority over CSX. *Notes:* 


- 1. There will be no damage to the display module if the power sequences are not met.
- 2. There will be no abnormal visible effects on the display panel during the Power On/Off Sequences.
- 3. There will be no abnormal visible effects on the display between end of Power On Sequence and before receiving Sleep Out command. Also between receiving Sleep In command and Power Off Sequence.
- 4. If RESX line is not held stable by host during Power On Sequence as defined in Sections 5.12.1 and 5.12.2, then it will be necessary to apply a Hardware Reset (RESX) after Host Power On Sequence is complete to ensure correct operation. Otherwise function is not guaranteed.
- 5. There is not a limit for Rise/Fall time on VDDI and VDD (VDDA).
- 6. The display module can also initialize and calibrate DSI-CLK+/- and DSI-D0+/- lanes within 5ms after LP-11 (Clock and Data Channels), VDDI and VDD (VDDA) are applied and H/W Reset is not active (5ms is as same as the Reset Cancelling Time).

10/28/2011 214 Version 0.8



## 5.12.1 Case 1 – RESX line is held High or Unstable by Host at Power On


If RESX line is held High or unstable by the host during Power On, then a Hardware Reset must be applied after both VDD (VDDA) and VDDI have been applied – otherwise correct functionality is not guaranteed. There is no timing restriction upon this hardware reset.





#### 5.12.2 Case 2 – RESX line is held Low by host at Power On

If RESX line is held Low (and stable) by the host during Power On, then the RESX must be held low for minimum 10µsec after both VDD (VDDA) and VDDI have been applied.



#### 5.12.3 Uncontrolled Power Off

The uncontrolled power off means a situation when e.g. there is removed a battery without the controlled power off sequence. There will not be any damages for the display module or the display module will not cause any damages for the host or lines of the interface. At an uncontrolled power off the display will go blank and there will not be any visible effects within 1 second on the display (blank display) and remains blank until "Power On Sequence" powers it up.

10/28/2011 216 Version 0.8



NT35510

#### 5.13 Power Level Modes

#### 5.13.1 Definition

7 level modes are defined they are in order of maximum power consumption to minimum power consumption:


- Normal Mode On (full display), Idle Mode Off, Sleep Out.
   In this mode, the display is able to show maximum 16.7M colors.
- 2. Partial Mode On, Idle Mode Off, Sleep Out
  In this mode, part of the display is used with maximum 16.7M colors.
- 3. Normal Mode On (full display), Idle Mode On, Sleep Out. In this mode, the full display is used but with 8 colors.
- 4. Partial Mode On, Idle Mode On, Sleep Out In this mode, part of the display is used but with 8 colors.
- 5. Sleep In Mode. In this mode, the DC/DC converter, internal oscillator and panel driver circuit are stopped. Only the MPU interface and registers are working with VDDI power supply. Contents of the frame memory can be safe or random.
- Deep Standby Mode.
   In this mode, the DC/DC converter, internal oscillator and panel driver circuit are stopped. The MPU interface
  and registers are not working. Contents of the frame memory is random.
- 7. Power Off Mode
  In this mode, VDDI and VDDA/VDDR/VDDB are removed.

NOTE: Transition between mode 1~5 is controllable by MPU commands. Mode 6 is entered for power saving with both power supplies for I/O and analog circuits and can be exited by hardware reset only (RESX=L). Mode 7 is entered only when both power supplies for I/O and analog circuits are removed.

10/28/2011 217 Version 0.8



#### 5.13.2 Power Level Mode Flow Chart



#### NOTES:

- 1) There is not any abnormal visual effect when there is changing from one power mode to another power mode.
- 2) There is not any limitation, which is not specified by this spec, when there is changing from one power mode to another power mode

10/28/2011 218 Version 0.8




NT35510

The following table represents the SRAM and Registers its mode state.

Mode	SRAM	Register	Control	
Wode	SKAW	Register	Enter	Exit
Sleep in mode 1 (RAMKP = 1)	Keep	Keep	Command	
Sleep in mode 2 (RAMKP = 0)	Loss	Keep	Command	
Deep-standby mode	Loss	Loss	Command	Reset pin
Reset=L	Loss	Keep (Default Value)	Reset (H/W)	

The condition for irregular power off mode is shown below.

Power Off Mode	VDD	VDDI	RESX	1/0
Mode 1	ON	OFF	High or Low	Low
Mode 2	OFF	ON	High or Low	Low









## 5.14 Reset function

# 5.14.1 Register Default Value

Table 5.14.1 Default Values for User Command Set

Item		After	After	After
	item	Power On	Hardware Reset	Software Reset
RDNUMED (05h	n)	00h	00h	00h
RDDPM (0Ah)		08h	08h	08h
RDDMADCTR (	OBh)	00h	00h	00h
RDDCOLMOD (	0Ch)	07h	07h	07h
RDDIM (0Dh)		00h	00h	00h
RDDSM (0Eh)		00h	00h	00h
RDDSDR (0Fh)		00h	00h	00h
Sleep In/Out (10	h/11h)	In	In	In
Partial/Normal D	isplay (12h/13h)	Normal	Normal	Normal
Display Inversion	n On/Off (21h/20h)	Off	Off	Off
All Pixel On/Off	(23h/22h)	Off	Off	Off
Gamma setting	(26h)	01h (GC0)	01h (GC0)	01h (GC0)
Display On/Off (	29h/28h)	Off	Off	Off
Column: Start A	ddress (XS, 2Ah)	0000h	0000h	0000h
	CGM[7:0]="70h" (480x864)	01DFh (479d)	01DFh (479d)	01DFh (479d)
Column:	CGM[7:0]="6Bh" (480x854)	01DFh (479d)	01DFh (479d)	01DFh (479d)
End Address	CGM[7:0]="50h" (480x800)	01DFh (479d)	01DFh (479d)	01DFh (479d)
(XE, 2Ah)	CGM[7:0]="28h" (480x720)	01DFh (479d)	01DFh (479d)	01DFh (479d)
	CGM[7:0]="00h" (480x640)	01DFh (479d)	01DFh (479d)	01DFh (479d)
Row: Start Addre	ess (YS, 2Bh)	0000h	0000h	0000h
U	CGM[7:0]="70h" (480x864)	035Fh (863d)	035Fh (863d)	035Fh (863d)
Row:	CGM[7:0]="6Bh" (480x854)	0355h (853d)	0355h (853d)	0355h (853d)
End Address	CGM[7:0]="50h" (480x800)	031Fh (799d)	031Fh (799d)	031Fh (799d)
(YE, 2Bh)	CGM[7:0]="28h" (480x720)	02CFh (719d)	02CFh (719d)	02CFh (719d)
	CGM[7:0]="00h" (480x640)	027Fh (639d)	027Fh (639d)	027Fh (639d)
Frame memory	(2Ch, 2Eh, 3Ch, 3Eh)	Random	Random	Random
Partial: Start Address (PSL, 30h)		0000h	0000h	0000h
	CGM[7:0]="70h" (480x864)	035Fh (863d)	035Fh (863d)	035Fh (863d)
Partial:	CGM[7:0]="6Bh" (480x854)	0355h (853d)	0355h (853d)	0355h (853d)
End Address	CGM[7:0]="50h" (480x800)	031Fh (799d)	031Fh (799d)	031Fh (799d)
(PEL, 30h)	CGM[7:0]="28h" (480x720)	02CFh (719d)	02CFh (719d)	02CFh (719d)
	CGM[7:0]="00h" (480x640)	027Fh (639d)	027Fh (639d)	027Fh (639d)
Tearing: On/Off	(35h/34h)	Off	Off	Off

10/28/2011 220 Version 0.8



NT35510

Table 5.14.1 Default Values for User Command Set (Continuous)

Item		After Power On	After Hardware Reset	After Software Reset
Memory Data Access Contr (MY/MX/MV/ML/RGB/MH/R	` '	00h	00h	00h
Idle Mode On/Off (38h/39h)	,	Off	Off	Off
Interface Pixel Color Forma	t (3Ah)	77h	77h	77h
Set Tearing Effect Scan Lin	e (44h)	0000h	0000h	0000h
Get Scan Line (45h)		N/A	N/A	N/A
DSTB mode (4Fh)		00h	00h	00h
Profile Value for Display (50	)h)	All values are FFh	All values are FFh	All values are FFh
Display Brightness (51h, 52	h)	00h	00h 151	00h
CTRL Display (53h, 54h)		00h	00h	00h
CABC Control (55h, 56h)		00h	00h	00h
Write Hysteresis (57h)		All values are FFh	All values are FFh	All values are FFh
Write Gamma Setting (58h)		All values are 11h	All values are 11h	All values are 11h
RDFSVM (5Ah)		00h	00h	<b>00</b> h
RDFSVL (5Bh)		00h	00h	00h
RDMFFSVM (5Ch)		00h	(00h)	00h
RDMFFSVL (5Dh)		00h	00h	00h
RDLSCCM (65h, 66h)		80h	80h	80h
RDLSCCL (65h, 67h)		00h	<b>0</b> 00h	00h
Black/White Color	After MTP	MTP Value	MTP Value	MTP Value
Characteristics (70h~74h)	Before MTP	00h	00h	00h
Red/Green Color	After MTP	MTP Value	MTP Value	MTP Value
Characteristics (75h~79h)	Before MTP	00h	00h	00h
Blue/AColor Color	After MTP	MTP Value	MTP Value	MTP Value
Characteristics (7Ah~7Eh)	Before MTP	00h	00h	00h
DDB Start/Continue (A1h)	After MTP	MTP Value	MTP Value	MTP Value
DDB Start/Continue (ATII)	Before MTP	00h	00h	00h
DDR Continue (A9h)	After MTP	MTP Value	MTP Value	MTP Value
DDB Continue (A8h)	Before MTP	00h	00h	00h
First/Continue Checksum (A	AAh, AFh)	00h	00h	00h
ID1 (DAb)	After MTP	MTP Value	MTP Value	MTP Value
ID1 (DAh) ID2 (DBh)		ID1 = "00h"	ID1 = "00h"	ID1 = "00h"
ID3 (DCh)	Before MTP	ID2 = "80h"	ID2 = "80h"	ID2 = "80h"
103 (0011)		ID3 = "00h"	ID3 = "00h"	ID3 = "00h"

10/28/2011 221 Version 0.8



NT35510

# 5.14.2 Output or Bi-directional (I/O) Pins

Output or I	Bi-directional pins	After Power On After Hardware Reset		After Software Reset
HSSI_DATA0_P, HSSI_DATA0_N		High-Z (Inactive)	High-Z (Inactive)	High-Z (Inactive)
TE		VSSI	VSSI	VSSI
SDO	Using SPI	VDDI	VDDI	VDDI
SDO Not using SPI		High-Z (Inactive)	High-Z (Inactive)	High-Z (Inactive)
Source Driver Output		High-Z (Inactive)	High-Z (Inactive)	High-Z (Inactive)
GOU	T1~GOUT32	AVSS	AVSS	AVSS _

NOTE: There will be no output from TE, SDO, D23-D0, HSSI\_DATA0\_P/N and HSSI\_DATA1\_P/N during Power On/Off sequence, H/W Reset and S/W Reset

## 5.14.3 Input Pins

	During	After Power	After	After	During
Input pins	Power On	On	Hardware	Software	Power Off
	Process	011	Reset	Reset	Process
RESX	See Section	Input Valid	Input Valid	Input Valid	See Section
KLOX	5.12	mpat valia	Input valid	mpa. valia	5.12
CSX	Input Invalid	Input Valid	Input Valid	Input Valid	Input Invalid
D/CX	Input Invalid	Input Valid	Input Valid	Input Valid	Input Invalid
WRX (SCL / I2C_SDA)	Input Invalid	Input Valid	Input Valid	Input Valid	Input Invalid
RDX	Input Invalid	Input Valid	Input Valid	Input Valid	Input Invalid
D23 to D0	Input Invalid	Input Valid	Input Valid	Input Valid	Input Invalid
SDI (I2C_SCL)	Input Invalid	Input Valid	Input Valid	Input Valid	Input Invalid
HS n	Input Invalid	Input Valid	Input Valid	Input Valid	Input Invalid
VS N	Input Invalid	Input Valid	Input Valid	Input Valid	Input Invalid
PCLK	Input Invalid	Input Valid	Input Valid	Input Valid	Input Invalid
DE	Input Invalid	Input Valid	Input Valid	Input Valid	Input Invalid
HSSI_CLK_P,	Input Invalid	Input Valid	Input Valid	Input Valid	Input Invalid
HSSI_CLK_N	Input Invalid	Input Valid	iriput valiu	Input Valid	Input Invalid
HSSI_DATA0_P,	Input Invalid	Input Valid	Input Valid	Input Valid	Input Invalid
HSSI_DATA0_N	Input Invalid	Input Valid	Input Valid	Input Valid	Input Invalid
HSSI_DATA1_P,	Input Invalid	Input Valid	Input Valid	Input Valid	Input Invalid
HSSI_DATA1_N	input invalid	πιραί ναιία	πραι ναπα	πραι ναπα	πραι πναπα



## 5.15 Sleep Out-Command and Self-Diagnostic Functions of the Display Module

#### 5.15.1 Register loading Detection

Sleep Out-command (See "Sleep Out (11h)") is a trigger for an internal function of the display module, which indicates, if the display module loading function of factory default values from EEPROM (or similar device) to registers of the display controller is working properly.

There are compared factory values of the EEPROM and register values of the display controller by the display controller (1<sup>st</sup> step: Compares register and EEPROM values, 2<sup>nd</sup> step: Loads EEPROM value to register). If those both values (EEPROM and register values) are same, there is inverted (=increased by 1) a bit, which is defined in command "Read Display Self-Diagnostic Result (0Fh)" (=RDDSDR) (The used bit of these commands is D7). If those both values are not same, this bit (D7) is not inverted (= not increased by 1) and the used TE-line is set to low (Registers, what are set by "Tearing Effect Line On (35h)" command, are keeping their current values) when it can be reactivated by "Tearing Effect Line On (35h)" command.

The flow chart for this internal function is following: Power On Sequence H/W reset SPLIN (10h) S/W reset Sleep Out Mode Sleep In Mode RDDSDR's D7="0" SPLOUT (11h) Compares EEPROM and Load values from **EEPROM** to register register values TE-Line is set to low Note 2 No Are EEPROM and register values same? Yes D7 inverted

#### NOTES:

- 1. There is not compared and loaded register values, which can be changed by user (00h to AFh and DAh to DCh), by the display module.
- 2. This information is only used if TE line is used.

10/28/2011 223 Version 0.8

With respect to the information represented in this document, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.




## 5.15.2 Functionality Detection

Sleep Out-command (See "Sleep Out (11h)") is a trigger for an internal function of the display module, which indicates, if the display module is still running and meets functionality requirements.

The internal function (= the display controller) is comparing, if the display module is still meeting functionality requirements (e.g. booster voltage levels, timings, etc.). If functionality requirement is met, there is inverted (= increased by 1) a bit, which defined in command "Read Display Self- Diagnostic Result (0Fh)" (= RDDSDR) (The used bit of these commands is D6). If functionality requirement is not same, this bit (D6) is not inverted (= not increased by 1) and the used TE-line ie set to low (Registers, what are set by "Tearing Effect Line On (35h)" command, are keeping their current values) when it can be reactivated by "Tearing Effect Line On (35h)" command.

The flow chart for this internal function is following:



#### NOTES:

- 1. There is needed 120msec after Sleep Out -command, when there is changing from Sleep In —mode to Sleep Out -mode, before there is possible to check if functionality requirements are met and a value of RDDSDR's D6 is valid. Otherwise, there is 5msec delay for D6's value, when Sleep Out —command is sent in Sleep Out -mode.
- 2. This information is only used if TE line is used.

10/28/2011 224 Version 0.8





#### 5.15.3 Chip Attachment Detection

Sleep Out-command (See "Sleep Out (11h)") is a trigger for an internal function of the display module, which indicates, if a chip or chips (e.g. driver, etc.) of the display module is/are attached to the circuit route of a flex foil or display glass ITO.

There is inverted (= increased by 1) a bit, which is defined in command "Read Display Self- Diagnostic Result (0Fh)" (= RDDSDR) (The used bit of this command is D5), if the chip or chips is/are attached to the circuit route of the flex or display glass. If this chip is or those chips are not attached to the circuit route of the flex or display glass, this bit (D5) is not inverted (= not increased by 1) and the used TE-line ie set to low (Registers, what are set by "Tearing Effect Line On (35h)" command, are keeping their current values) when it can be reactivated by "Tearing Effect Line On (35h)" command.

The following figure is for reference purposes; how this chip attachment can be implemented e.g. there are connected together 2 bumps via route of ITO or the flex foil on 4 corners of the driver (chip).





NOTE: This information is only used if TE line is used.

10/28/2011 225 Version 0.8



## 5.16 Display Panel Color Characteristics

Color characteristics of the display panel are stored on the display module that they can be read via the used interface by the engine what is using this display panel color characteristics information to adjust a color information of the image frame, what is on the engine, to match a wanted color outlook of the image on the display panel.

Used color characteristics can share 2 categories: Mandatory and Optional. The mandatory color characteristics are Black, White, Red, Green and Blue. The optional color characteristics is used if it is needed and it is called as A color (e.g. Cyan). The bits of the A color are set to '0's they are not used on the display module.

A read color characteristic value is based on 10 bit floating value where the MSB is 9<sup>th</sup> bit and the LSB is 0<sup>th</sup> bit. All power values of the bits are listed below:

- Bit 9: 2-1 = 0.5,
- Bit 8: 2-2 = 0.25,
- Bit 7: 2-3 = 0.125,
- Bit 6: 2-4 = 0.0625,
- Bit 5: 2-5 = 0.03125,
- Bit 4: 2-6 = 0.015625,
- Bit 3: 2-7 = 0.007813.
- Bit 2: 2-8 = 0.003906.
- Bit 1: 2-9 = 0.001953.
- Bit 0: 2-10 = 0.000977.

The wanted value is an approximation in the most of the cases when there is used binary numbers. Therefore, there is used the nearest value what can get e.g. Rx can be:

- Actual value: 0.6400, Stored value Rx[9:0] = 1010001111b = 0.6396,
- Actual value: 0.3300, Stored value Rx[9:0] = 01 0101 0010b = 0.3301,
- Actual value: 0.3000, Stored value Rx[9:0] = 0100110011b = 0.2998,
- Actual value: 0.6000, Stored value Rx[9:0] = 10 0110 0101b = 0.5986,
- Actual value: 0.1500, Stored value Rx[9:0] = 00 1001 1010b = 0.1504,
- Actual value: 0.0600, Stored value Rx[9:0] = 00 0011 1101b = 0.0596,
- Actual value: 0.3127, Stored value Rx[9:0] = 01 0100 0000b = 0.3125,
- Actual value: 0.3290, Stored value Rx[9:0] = 01 0101 0001b = 0.3291.

The value 0.6396 has calculated as follows:

- Binary value: 10 1000 1111b
- Formula: Rx[9]x0.5+Rx[8]x0.25+Rx[7]x0.125+Rx[6]x0.0625+Rx[5]x0.03125+Rx[4]x0.015625+

Rx[3]x0.007813+Rx[2]x0.003906+Rx[1]x0.001953+R[0]x0.000977

- Use: 1x0.5+0x0.25+1x0.125+0x0.0625+0x0.03125+0x0.015625+1x0.007813+1x0.003906+ 1x0.001953+1x0.000977

See also sections:

"Read Black/White Low Bits (70h)", "Read Bkx (71h)", "Read Bky (72h)", "Read Wx (73h)", "Read Wy (74h)",


"Read Red/Green Low bits (75h)", "Read Rx (76h)", "Read Ry (77h)", "Read Gx (78h)", "Read Gy (79h)",

"Read Blue/AColor Low Bits (7Ah)", "Read Bx (7Bh)", "Read By (7Ch)", "Read Ax (7Dh)", "Read Ay (7Eh)".



#### 5.17 Gamma Function

The structure of grayscale amplifier is shown as below. The 26 voltage levels between VGMP and VGSP are determined by the gradient adjustment register, the reference adjustment register, the amplitude adjustment resister and the micro-adjustment register.




10/28/2011 227 Version 0.8



## 5.18 Basic Display Mode

The NT35510 has some basic operation modes which are Normal Display Mode, Partial Display Mode, Idle Mode, All Pixel On and All pixel Off for panel display. User can change these display modes for each other is illustrated below.






NT35510



# **5.19 Instruction Setting Sequence**

When setting instruction to the NT35510, the sequences shown in below figures must be followed to complete the instruction setting.


## 5.19.1 Sleep In/Out Sequence





PRELIMINARY NT35510

#### 5.19.2 Deep Standby Mode Enter/Exit Sequence





## 5.20 Instruction Setup Flow

#### 5.20.1 Initializing with the Built-in Power Supply Circuits




Fig. 5.20.1 Initializing with the built-in power supply circuit

The initializing sequence does not have any effect on the display. The display is in its normal background color during the initializing.

10/28/2011 231 Version 0.8

PRELIMINARY NT35510

## 5.20.2 Power OFF Sequence





Fig. 5.20.2 Power off sequence

10/28/2011 232 Version 0.8



# 5.21 MTP Write Sequence



Note: The multi-times MTP must be programmed from the 1<sup>st</sup> time. (ID1/2/3, VGMP/VGSP, VGMN/VGSN, VCOM, Gamma 2.2, VGMP/VGSP LUT)

10/28/2011 233 Version 0.8





# 5.22 Dynamic Backlight Control Function

The NT35510 embedded Content Adaptive Brightness Control (CABC) and Light-Sensor Automatic Brightness Control (LABC) functions. Both two functions are used to generate a proper PWM signal based on internal CABC and LABC algorithms. User could apply this PWM signal to control other device(s) (Such as power IC or LED driver IC). The function combined CABC with LABC, is simply called "Full-ABC". When the CABC and LABC functions are enabled and cooperate with external circuits (such as LED driver circuit), the power consumption of backlight will be reduced with keeping acceptable display quality.

The CABC function of NT35510 is used to reduce the power consumption of display backlight. Contents adaptation means that the average gray level scale of image contents is increased while simultaneously lowering brightness of the backlight to achieve same perceived brightness. The adjusted gray level scale and thus power consumption reduction depends on the contents of the image. The display image and brightness are dynamically processed by CABC block. The availability of this function ranges from moving picture such as TV image to still picture such as menu. However, in order to gain a better display quality and reduce the power consumption of the backlight, the NT35510 internally uses NOVATEK dynamic gamma algorithm to produce an optimal backlight control based on different image contents.

The LABC function of NT35510 is also applied to smoothly control the display backlight by sensing ambient light variation. This function includes several apparatus, such as "Flicker Removal Block" for eliminating external light source flicker (e.g. 50 and 60 Hz), and "Hysteresis Block" for preventing the luminance transient variation. The information of the ambient light is sent to the LABC block if user enables it. The user can read ambient light information or this information can be used for automatic brightness control by the LABC block. It is also available to control the brightness by adjusting PWM duty manually.

So combined the CABC with LABC processed results, the display output brightness is:

Display Backlight Brightness = LABC Backlight Brightness Ratio (or Manual Setting Ratio) x CABC Brightness Ratio

Table 5.22.1 Display Brightness Output When CABC and LABC Function are Enable

	A	В	AxB	Brightness Output	lmaga
Example	Brightness Ratio (LABC or Manual)	Brightness Ratio (CABC or Manual)	Calculation Result	Brightness Output of LEDPWM	Image Status
Example 1	70%	50%	35%	35%	CABC Modified
Example 2	80%	100%	80%	80%	CABC Modified
Example 3	50%	30%	15%	15%	CABC Modified



One of Full-ABC applications is simply illustrated in the **Fig. 5.22.1**. This application is used to dynamic control the backlight power consumption. The LEDPWM is an output-type pin which can output a PWM signal to control the display backlight brightness. The "LEDON" pin can output a "Enable / Disable" signal if the external LED driver IC needs this signal. The PWM duty cycle of "LEDPWM" is determined by CABC and LABC processed results. The external LED driver ICs are necessary in order to transfer the PWM signal into driving power for LED backlight.




Fig. 5.22.1 One Application of Full-ABC Dynamic Backlight Brightness Control

10/28/2011 235 Version 0.8



## **5.22.1 PWM Control Architecture**

PWM duty for LED backlight control is determined from CABC and LABC block. The below diagram illustrates the duty combination architecture and its corresponding control registers.




Fig. 5.22.2 Internal Display Backlight Control Combined with CABC and LABC

10/28/2011 236 Version 0.8



NT35510

As shown in **Fig. 5.22.2**, the register bit "BL" is used to control the "LEDPWM" pin to output PWM signal. Normally, if user want to disable the display backlight completely and immediately, user can set "BL" = "0". The below table shows some applications of register bit "LEDPWPOL":

BL	LEDPWPOL	Status of LEDPWM Pin	Display Backlight Status
0	0	0 (Default)	Off
0	1	1	Off
1	0	Original polarity of PWM signal	On
1	1	Inversed polarity of PWM signal	On

In the same way, the register bits "LEDONPOL" and "BL", are used to control the "LEDON" pin. See the below table.

BL	LEDONPOL	Status of LEDON Pin
0	0	0 (Default)
0	1	
1	0	LEDONR
1	7 (1 \	Inversed LEDONR

The setting bit "CLED\_VOL" is applied to choose different output logical voltage level for LEDON, LEDPWM pins. This bit is valid when (1) DSTB\_DEL=low or (2) DSTB\_SEL=high, VDDI=1.65~3.3V and VSEL=high (The output level is VSSI to DIOPWR for other VDDI and VSEL conditions in DSTB\_SEL=high). See below for the selection output level.

CLED_VOL	LEDON/LEDPWM Output Level
	VSSI to VDDI
	VSSI to VDDA

The setting bit "BCTRL" is used to enable / disable the display backlight control functions (such as LEDPWM). When user set "BCTRL" = "0", then the backlight will be turned off with dimming function, and the value of register DBV[7:0] (RDDISBV) will be "00h" after dimming period.

BCTRL	Value of DBV[7:0] (RDDISBV)	Display Backlight Status
0	00h	Off
1	Determined by CABC and LABC estimations	On

10/28/2011 237 Version 0.8



NT35510

The setting bit "A" is used to enable / disable the ambient light sensor and LABC functions. Sampling of ambient light started after setting the register bit "A". First averaged value should be output for 500ms. The below table shows this function.

Diver IC State	A	DB	ADC_EN	The Statue of Internal A/D Converter	Display Brightness Control	
Sleep-In	Х	Х	×	Disabled	Disable	
Sleep-Out	0	0	0	Disable	Control by manual setting DBV[7:0]	
Sieep-Out	U	O	O	Disable	(Here means from WRDISBV)	
Sleep-Out	0	0	1	Disable	Control by manual setting DBV[7:0]	
Gleep-Out	O	0	·	Disable	(Here means from WRDISBV)	
Sleep-Out	0	1	0	Disable	Control by manual setting DBV[7:0]	
Gleep-Out	O	•	Ü	Disable	(Here means from WRDISBV)	
Sleep-Out	0	1	1	Disable	Control by manual setting DBV[7:0]	
Oleep-Out	<u> </u>	Ŭ	•	'	Disable	(Here means from WRDISBV)
Sleep-Out	1	0	200	Disable	Control by manual setting DBV[7:0]	
Sieep-Out		3		Disable	(Here means from WRDISBV)	
Sleep-Out	5	0		Disable	Control by manual setting DBV[7:0]	
Gleep-Out					(Here means from WRDISBV)	
Sleep-Out	1	1	0	Disable	Control by LABC function (See Note 1)	
Sleep-Out	1	1	1	Enable	Control by LABC function (See Note 2)	

#### NOTES:

<sup>1.</sup> User has to write the ambient light information into the register LS[15:0] via system interface..

<sup>2.</sup> The internal 10-bit ADC converter is enabled and the display backlight brightness is controlled automatically.



NT35510

The setting bit "DB" is used to manual / automatic brightness control. When "DB"="0", the display backlight brightness can be affected by setting register DBV[7:0] (here means WRDISBV) manually. Here are listed some important applications with register bits "DB", "A", DBV[7:0] (WRDISBV), RDPWM[7:0], and RDPWM\_L[7:0] in below table.

CABC Status: Off Mode (RDPWM[7:0] will be FFh)

"FORCE\_CABC\_PWM"="0", WRCABCMB[7:0] = 00h,

PWM\_DUTY\_OFFSET[4:0]=00h, "BL"="1", "BCTRL"="1", Sleep-Out Mode

DB	Α	Value of RDPWM_L[7:0]	Value of RDPWM [7:0]	Display Backlight Brightness			
	0	Determined by DBV[7:0]		Determined by DBV[7:0] manually			
U	0 0	(Here means from WRDISBV)	FFh	(Here means from WRDISBV)			
	4	Determined by DBV[7:0]	rr.	Determined by DBV[7:0] manually			
0	1	(Here means from WRDISBV)	FFh	(Here means from WRDISBV)			
		Determined by DBV[7:0]		Determined by DBV[7:0] manually			
1	1 0	(Here means from WRDISBV)	FFh	(Here means from WRDISBV)			
1	1	Determined by LABC Function	S (FFN VV	Determined by LABC Function			

CABC Status: UI-Mode / Still-Mode / Moving-Mode

"FORCE\_CABC\_PWM" = "0", WRCABCMB[7:0]=00h,

PWM\_DUTY\_OFFSET[4:0]=00h, "BL"="1", "BCTRL"="1", Sleep-Out Mode

DB	Α	Value of RDPWM_L[7: 0]	Value of RDPWM [7: 0]	Display Backlight Brightness		
	)	Determined by DBV[7:0]	Determined by	Determined by DBV[7:0] x CABC Function		
0	0 0	(Here means from WRDISBV)	CABC Function	(Here means DBV[7:0] from WRDISBV)		
0	4	Determined by DBV[7:0]	by DBV[7:0] Determined by Determined by DBV[7:0] x CABC			
U	I	(Here means from WRDISBV)	CABC Function	(Here means DBV[7:0] from WRDISBV)		
1	0	Determined by DBV[7:0]	Determined by	Determined by DBV[7:0] x CABC Function		
1	U	(Here means from WRDISBV)	CABC Function	(Here means DBV[7:0] from WRDISBV)		
1	1	Determined by LABC Eupstion	Determined by	Determined by		
	1	Determined by LABC Function	CABC Function	LABC Function x CABC Function		

10/28/2011 239 Version 0.8



NT35510

Writing the register DBV[7:0] (WRDISBV) in command address 5100h (51h for MIPI command address) is used o adjust the backlight brightness value when LABC function of the NT35510 is disabled (LABC function is disabled when register bit "A" is set as "0"). However, reading register DBV[7:0] (RDDISBV) from command address 5200h (52h for MIPI command address) is used to indicate the real PWM duty variation.

The register setting CMB[7:0] is used to limit the minimum PWM duty in order to prevent the backlight brightness too dark.

The register FORCE\_CABC\_DUTY[7:0] is used to perform a fixed PWM duty of CABC output while the register bit "FORCE CABC PWM" is set as "1".

The "Sleep-Out" is a flag in order to indicate the driver IC is in "Sleep-Out" mode. Here are listed some conditions when driver IC is in Sleep-In or Sleep-Out status.

Driver IC	Sleep-Out	CABC	LABC	Dimming Functions for	Display Backlight
Status	Flag	Function	Function	CABC or LABC	Status
Sleep-In	0	Not Available	Not Available	Not Available	Turn-Off
Sleep-Out	1	Available	Available	Available	Controllable

The NT35510 provides one dimming function for CABC and LABC / Manual Brightness Control, and this dimming functions can be enabled / disabled by register bit DD as the following table.

Enable Co	ntrol for CABC Dimming Function	Enable Control for LABC Dimming Function			
"DD" = "0"	Disable Dimming Function of CABC	"DD" = "0"	Disable Dimming Function of LABC		
"DD" = "1"	Enable Dimming Function of CABC	"DD" = "1"	Enable Dimming Function of LABC		

In other words, the dimming functions of CABC and LABC can be enabled / disabled together by setting register bit "DD".

10/28/2011 240 Version 0.8



## 5.22.2 Dimming Function for LABC and Manual Brightness Control

A dimming function (how fast to change the brightness from old to new level and what are brightness levels during the change) is used when changing from one brightness level to another. The dimming function curves for LABC and Manual Brightness Control can be configured the same or not the same in increment and decrement directions. The basic idea is described below.




Fig. 5.22.3 Basic Concept of Dimming Function

The NT35510 provides two types PWM duty dimming mechanism for LABC and manual brightness control. One is called "Fixed-Time Dimming", the other is called "Fixed-Slope Dimming". The dimming type can be selected by register bit "SEL\_IN" for rising dimming (increment dimming), and bit "SEL\_DE" for falling dimming (decrement dimming).

SEL_IN	SEL_DE	Rising Dimming Type	Falling Dimming Type			
0	0	Fixed-Time Dimming	Fixed-Time Dimming			
0	C M( )	Fixed-Time Dimming	Fixed-Slope Dimming			
1		Fixed-Slope Dimming	Fixed-Time Dimming			
1	1	Fixed-Slope Dimming	Fixed-Slope Dimming			

10/28/2011 241 Version 0.8



NT35510



## Fixed-Time Dimming Type

The total dimming steps and each step time can be set by registers DMSTP\_L[2:0], DM\_IN[3:0], and DM\_DE[3:0], respectively. These three registers can determine some characteristics of dimming curves. The **Fig. 5.22.4** illustrates the "Fixed-Time" dimming curves. The unit of registers DM\_IN[3:0] and DM\_DE[3:0] is "frame(s) per step". The unit of register DMSTP\_L[2:0] is "step(s)"

#### For Example:

If register bits "SEL\_IN" = "0" (Fixed-Time dimming for rising dimming), another register bit "SEL\_DE" = "1" (Fixed-Slope dimming for falling dimming), and

DM\_IN[3:0] is set as 0x07 (means 8 frames time for each step)

DMSTP L[2:0] is set as 0x01 (means total dimming steps is 4 steps)

So the total dimming time of "rising dimming" is 32-frames time length (8 frames x 4).




Fig. 5.22.4 Fixed-Time Dimming Curve for LEDPWM



NT35510



Fixed-Slope Dimming Type

The increasing / decreasing PWM duty and each step time can be set by register STEP\_IN[3:0], STEP\_DE[3:0], DM\_IN[3:0], and DM\_DE[3:0], respectively. These three registers can determine some characteristics of dimming curves. The **Fig. 5.22.5** illustrates the "Fixed-Slope" dimming curves. The unit of registers STEP\_IN[3:0] and STEP\_DE [3:0] is "duty ratio" (FFh is 100%, and 00h is 0%). The unit of register DM\_IN[3:0] and DM\_DE[3:0] is "frame(s) per step".

#### For Example:

If register bits "SEL\_IN" = "0" (Fixed-Time dimming for rising dimming), another register bit "SEL\_DE" = "1" (Fixed-Slope dimming for falling dimming), and

DM\_DE[3:0] is set as 0x02 (means 3 frames time for each step)

STEP\_DE[3:0] is set as 0x05 (means PWM decrement is 5)

When present PWM duty is 0x64 (100 in decimal), target PWM duty is 0x14 (20 in decimal), so the total dimming steps will be:

Total dimming steps = (Present PWM Duty - Target PWM duty) / (PWM decrement) = (100 - 20) / 5 = 16 steps

So total dimming time for falling dimming is 48 frames (16 Steps x 3)




Fig. 5.22.5 Fixed-Slope Dimming Curve for LEDPWM



#### 5.22.3 Dimming Function for CABC and Force PWM Function

The NT35510 provides "Fixed-Time" and "Fixed-Slope" dimming function for CABC and Force PWM Function. The "Fixed-Slope" dimming for all CABC mode and the "Fixed-Time" dimming for CABC Still-Mode/UI-Mode use the same registers as LABC for setting (refer to **Fig. 5.22.5** and **Fig. 5.22.4**). The **Fig. 5.22.6** and **Fig. 5.22.7** illustrate the "Fixed-Time" dimming curves for CABC Still-Mode and Moving-Mode respectively.

Dimming Type	CABC Mode	Registers for Rising Dimming Setting	Registers for Falling Dimming Setting
Fixed-Slope	All Modes	STEP_IN[3:0] and DM_IN[3:0]	STEP_DE[3:0] and DM_DE[3:0]
Fixed-Time	Off-Mode	DIM_STEP_OFF[2:0] and DM_IN[3:0]	DIM_STEP_OFF[2:0] and DM_DE[3:0]
Fixed-Time	UI-Mode	DIM_STEP_STILL[2:0] and DM_IN[3:0]	DIM_STEP_STILL[2:0] and DM_DE[3:0]
Fixed-Time	Still-Mode	DIM_STEP_STILL[2:0] and DM_IN[3:0]	DIM_STEP_STILL[2:0] and DM_DE[3:0]
Fixed-Time	Moving-Mode	DIM_STEP_MOV[2:0] and DM_IN[3:0]	DIM_STEP_MOV[2:0] and DM_DE[3:0]




Fig. 5.22.6 Dimming Mechanism in CABC Still-Mode




Fig. 5.22.7 Dimming Mechanism in CABC Moving-Mode

10/28/2011 244 Version 0.8



#### 5.22.4 PWM Signal Setting for CABC and LABC

The registers PWMDIV[7:0] and PWM\_DUTY\_OFFSET[4:0] can change the frequency and duty compensation of the PWM signal. The PWM operation frequency "FOSC" is "not" the real PWM frequency, the "FOSC" is used to provide clock source for the internal PWM circuit. Two PWM operation frequency can be chosen by setting register "PWMF", and the real PWM frequency can be quickly estimated by the bellow formula.

PWMF Setting	PWM Operation Frequency (FOSC)	Real PWM Frequency of LEDPWM
0	5 MHz	PWM Frequency = $\frac{5 \text{ MHz}}{256 \times \text{PWMDIV}[7:0]}$
1		PWM Frequency = $\frac{10 \text{MHz}}{256 \times \text{PWMDIV[7:0]}}$

For Example:


If the "PWMDIV[7:0]" = 0x0F, and "PWMF" = "1", then

PWM Frequency = 
$$\frac{10 \text{ MHz}}{256 \times \text{PWMDIV}[7:0]} = \frac{10 \text{ MHz}}{256 \times 15} \approx 2.60 \text{ KHZ}$$

In this condition, when PWM duty is estimated as "4" (Reading the register "DBV[7:0]" = 03h from RDDISBV), then the duty time of the PWM signal can be estimated as shown in below.

PWM Duty Time = 
$$\frac{4}{256} \times \frac{1}{2.60 \text{ KHz}} = 6.0 \,\mu\text{sec}$$

PWM Non-Duty Time = 
$$\frac{(256-4)}{256} \times \frac{1}{2.60 \text{ KHz}} = 378.6 \,\mu\text{sec}$$



The same, when PWM frequency is 2.60 KHz, and PWM duty of LEDPWM is 256 (Reading the register "DBV[7:0]" = FFh from RDDISBV), then the duty time can be estimated as shown in below.

PWM Duty Time = 
$$\frac{256}{256} \times \frac{1}{2.60 \,\text{KHz}} = 384.6 \,\mu\text{sec}$$

10/28/2011 245 Version 0.8





Because the external LED driver needs some stable time to drive the LED backlight, this necessary stable time will reduce the effective PWM duty period, so the PWM\_DUTY\_OFFSET[4:0] is used to compensate effective PWM duty.

An example is shown in **Fig. 5.22.8**. When PWM duty of LEDPWM signal is 60%, the backlight brightness should be 60% of original. But user may find that the backlight brightness is 57% of original. So user can set PWM\_DUTY\_OFFSET[4:0] and let the backlight brightness becomes 60% of original.





Fig. 5.22.8 Duty Compensation of PWMLED Signal

NOTE: The rising time (Tr) and falling time (Tf) of the "LEDPWM" signal are stipulated to be equal to or less than 15ns when maximum load is 30pF.



10/28/2011 246 Version 0.8



NT35510

#### 5.22.5 Content Adaptive Brightness Control (CABC)

A Content Adaptive Brightness Control (CABC) function can be used to reduce the power consumption of the luminance source. Content adaptation means that content grey level scale can be increased while simultaneously decreasing brightness of the backlight to achieve same perceived brightness. The adjusted grey level scale and thus the power consumption reduction depend on the content of the image. The NOVATek CABC algorithm can adjust the brightness of each gray level without changing the original image contents.

The NOVATek CABC function provides four operation modes, and these modes can be selected by the register 5500h. See command "Write Content Adaptive Brightness Control (5500h)" (bit C[1:0]) for more information. These four modes are described as below.

#### - Off Mode

Content Adaptive Brightness Control functionality is completely turn-off. In this mode, the NT35510 will use the original Gamma 2.2 registers setting for display. And if the function of "forced PWM duty" is turn-off (i.e. "FORCE\_CABC\_PWM" is set as "0"), the brightness ratio of CABC is 100% ("RDPWM[7:0]" = FFh).

- UI [User interface] Image Mode (UI-Mode)

This mode is applied to optimize for UI image. It is kept image quality as much as possible. Target power consumption reduction ratio is 10% or less. NT35510 provides flexible configuration for UI-Mode by setting the registers CABC\_UI\_PWM0[7:0] ~ CABC\_UI\_PWM3[7:0] to setting prefer brightness.

- Still Picture Mode (Still-Mode)

This mode is used to gain a better display quality for still picture. Some image quality degradation would be acceptable. Ideal power consumption reduction ratio is more than 30%. The NT35510 will automatically estimate a better gamma setting and PWM duty based on different image contents, so the reduction ratio of the power consumption of backlight is not a constant ratio, this ratio will vary between 10% ~ 40% with different image contents.

Moving Image Mode (Moving-Mode)

User can select this mode to keep the moving image quality and reduce the power consumption of backlight. It is focused on the biggest power reduction with image quality degradation. Idea power consumption reduction ratio is more than 30%.

10/28/2011 247 Version 0.8



## 5.22.6 Ambient Light Sensor and Automatic Brightness Control (LABC)

The LABC function of NT35510, includes several function blocks and illustrated in below diagram.





Fig. 5.22.9 LABC Architecture

10/28/2011 248 Version 0.8



#### **5.22.6.1 50/60HZ FLICKER REMOVAL**

Ambient Light from Front Side is measuring white spectrum. These measured values are used as an input for "50/60 Hz flicker removal" block. "50/60 Hz flicker removal" block converts sensor values from analog to a digital if needed. Same block is for filtering external light source flicker (e.g. 50Hz and 60 Hz), which maybe present in ambient light source measurements. This functionality is possible to implement with e.g. an averaging filter, 10 samples with 220Hz sampling frequency. These samples are pipelined so that the oldest value is dropped out when a new value is entered (First In- First Out queue). Sampling of ambient light is started after receiving "Write CTRL Display (5300h)" command with applicable parameters. First averaged value is outputted for 500ms. It is copied to all registers for median filter.



10/28/2011 249 Version 0.8




#### 5.22.6.2 LIGHT GUIDE COMPENSATION

Filtered luminance value is inputted into "Apply calibration and light guide compensation" block. "Apply calibration and light guide compensation" block is to calibrate measured luminance and to compensate variation of light guide which is covered on the ambient light sensor. Compensated luminance value can be read by the user (16 bit value, see chapters: "Read MSBs of FSV Value (5A00h)" and Read LSBs of FSV Value (5B00h)" without a delay at any time. This doesn't apply 120ms for SW / HW reset wait time and 500 ms for activated Ambient light sensing with "Write CTRL Display (5300h)" command after power on sequence. First measurement is started after the command. This means that display module must apply flicker removal, calibration and compensation into measured values within 500 ms after the activation. 500ms is the maximum sampling time of the ambient light (the same meaning as median filter input). Output is applied flicker removal, calibration and compensation.

#### 5.22.6.3 MEDIAN FILTER


Filtered luminance value is inputted into "Apply calibration and light guide compensation" block. "Apply calibration and light guide compensate variation of light guide which is covered on the ambient light sensor. Compensated luminance value can be read by the user (16 bit value, see chapters: "Read MSBs of FSV Value (5A00h)" and Read LSBs of FSV Value (5B00h)" without a delay at any time. This doesn't apply 120ms for SW / HW reset wait time and 500 ms for activated Ambient light sensing with "Write CTRL Display (5300h)" command after power on sequence. First measurement is started after the command. This means that display module must apply flicker removal, calibration and compensation into measured values within 500 ms after the activation. 500ms is the maximum sampling time of the ambient light (the same meaning as median filter input). Output is applied flicker removal, calibration and compensation.



10/28/2011 250 Version 0.8

Luminance values of this example are defined on the following table.

Time	Read Luminance Value (0 – 65535)	Time	Read Luminance Value (0 – 65535)
n	40960	n+8	53760
n+1	30720	n+9	40960
n+2	64000	n+10	38400
n+3	32768	n+11	51200
n+4	62720	n+12	47360
n+5	47360	n+13	51200
n+6	51200	n+14	58880
n+7	58880	n+15	53760



	An Example: Read Queued Luminance Values												
Time /		Values of Queue											
Queue	1st	2nd	3rd	4th	5th	6th	7th	8th	9th	10th	11th	12th	13th
n+6	40960	30720	64000	32768	62720	47360	51200	58880	53760	40960	38400	51200	47360
n+7	30720	64000	32768	62720	47360	51200	58880	53760	40960	38400	51200	47360	51200
n+8	64000	32768	62720	47360	51200	58880	53760	40960	38400	51200	47360	51200	58880
n+9	32768	627 <b>2</b> 0	47360	51200	58880	53760	40960	38400	51200	47360	51200	58880	53760

The median filter will sort these values (Read Luminance Values) in ascending order. Sorted example values are as fellows.

	An Example: Sorted Queued Luminance Values												
Time	Sorted Values in the Order of Magnitude												
Time	1st	2nd	3rd	4th	5th	6th	7th	8th	9th	10th	11th	12th	13th
n+6	30720	32768	38400	40960	40960	47360	47360	51200	51200	53760	58880	62720	64000
n+7	30720	32768	38400	40960	47360	47360	51200	51200	51200	53760	58880	62720	64000
n+8	32768	38400	40960	47360	47360	51200	51200	51200	53760	58880	58880	62720	64000
n+9	32768	38400	40960	47360	47360	51200	51200	51200	53760	53760	58880	58880	62720

The median filter selects one of those values based on order of magnitude. Selected value is the 7th value (values highlighted on the table).





#### **5.22.6.4 HYTERESIS**

Hysteresis defines when to change between brightness values. Different values are used to define increment and decrement limits. The user can program these steps, see "Write Hysteresis (5700h)", and "Write Profile Values for Display (5000h)".

For each step number "n", the following values are required:

- An 8-bit value (Vnn[7:0]) which sets the display brightness.
- A 16-bit value (Inn[15:0]) "increment step" value.


If the output value of the median filter is greater than the previous one, then the lnn values represent the transition from the step "n" to step "n + 1".

- •A 16-bit value (Dnn[15:0]) "decrement step" value.
- If the output value of the median filter is smaller than the previous one, then the Dnn values represent the transition from the step "n" to step "n + 1".
- An 4-bit value (Gnn[3:0]) "gamma curve select" value.

This uses 1-hot encoding to select which gamma curve will be used for each step

• Maximum step number (n) is 16.

The bellow diagram shows a graph of hysteresis input value vs. display backlight output for an arbitrary hysteresis curve. For this graph, step 12 is before the last step in the current profile, and so doesn't have any increment or decrement step values associated with it.



NOTE: For the last step both increment and decrement values are set to 65535 (FFFFh). E.g. D13 and I13 are set to 65535 (FFFFh) in the case of the below diagram.

10/28/2011 252 Version 0.8



NT35510

This curve can be split into two separate cases, one for increasing input, and one for decreasing input. Once the hysteresis is known to be increasing or decreasing, the diagram shown in above can be separated into the two curves. Once the correct graph is chosen, it is relatively simple to go through each of the levels in turn, checking against the increment or decrement values as necessary. The following table is specified the relationship between each parameters and step number using 6 steps (6 increment and 6 decrement) for hysteresis 6.

Example: Relationship between each parameters, steps and hysteresis.

Step Number (n)	Increment Value (Inn)	Decrement Value (Dnn)	Display Brightness (Vnn)
1	3840 (F00h)	2560 (A00h)	20 (14h)
2	16896 (4200h)	14336 (3800h)	40 (28h)
3	25600 (6400h)	20480 (5000h)	80 (50h)
4	35840 (8C00h)	33280 (8200h)	130 (82h)
5	48896 (BF00h)	43776 (AB00h)	200 (C8h)
6	65535 (FFFFh)	65535 (FFFFh)	
7	х	х	х
8	х	х	х
9	х	х	х
10	х	х	х
n11/	х	х	х
12	х	х	х
13	х	х	х
14	х	х	х
15	х	х	х
16	х	х	х

Step number of increment-value and decrement-value is 16 steps.


Don't care about the parameter values after "65535 (FFFFh)" of increment value and decrement value, e.g. "x" in the above table. The 16th increment and decrement values are always set to "65535 (FFFFh)" internally, if increment and decrement values before 16th parameters are less than "65535 (FFFFh)".

Once the hysteresis curve has been stored using the commands above, the flowchart is used to select the correct hysteresis level after getting median filter output as a reference. Supplier can decide the sequence.



NT35510

Once the hysteresis curve has been stored using the commands above, the flowchart is used to select the correct hysteresis level after getting median filter output as a reference. Supplier can decide the sequence.



10/28/2011 254 Version 0.8



NT35510

### 5.23 Column, 1-Dot, 2-Dot, 3-Dot and 4-Dot Inversion (VCOM DC Drive)

The NT35510, in addition to the frame-inversion liquid crystal drive, supports the column, 1–dot, 2-dot, 3-dot and 4-dot inversion driving methods to invert the polarity of liquid crystal. The column, 1–dot, 2-dot, 3-dot and 4-dot inversion can provide a solution for improving display quality.

In determining the inversion drive for the inversion cycle, check the quality of display on the liquid crystal panel. Note that setting 1-dot inversion will raise the frequency of the liquid crystal polarity inversion and increase the charging/discharging current on liquid crystal cells.





NT35510

## **6 COMMAND DESCRIPTIONS**

### **6.1 User Command Set**

Table 6.1.1 User Command Set

			Α	duana										
Instruction	ACT	R/W	MIPI	dress Others	D[15:8] (Non-MIPI)	D7	D6	ramete D5	D4	D3	D2	D1	D0	Function
HOD	D:	101			D[10.0](10.1 IIII I)						DZ	<u> </u>	_ D0	No Constitution
NOP	Dir	W	00h	0000h			gument							No Operation
SWRESET	Cnd1	W	01h	0100h			gument							Software reset
				0400h	00h	ID17	ID16	ID15	ID14	ID13	ID12	ID11	ID10	Read display ID
RDDID	Dir	R	04h	0401h	00h	ID27	ID26	ID25	ID24	ID23	ID22	ID21	ID20	-
				0402h	00h	ID37	ID36	ID35	ID34	ID33	ID32	ID31	ID30	
RDNUMED	Dir	R	05h	Х	X	P7	P6	P5	P4	P3	P2	P1	P0	Read No. of the Errors on DSI only
RDDPM	Dir	R	0Ah	0A00h	00h	D7	D6	D5	D4	D3	D2	D1	D0	Read Display Power Mode
RDDMADCTL	Dir	R	0Bh	0B00h	00h	D7	D6	D5	D4	D3	D2	D1	D0	Read Display MADCTR
RDDCOLMOD	Dir	R	0Ch	0C00h	00h	D7	D6	D5	D4	D3	D2	D1	D0	Read Display Pixel Format
RDDIM	Dir	R	0Dh	0D00h	00h	D7	D6	D5	D4	D3	D2	D1	D0	Read Display Image Mode
RDDSM	Dir	R	0Eh	0E00h	00h	D7	D6	D5	D4	D3	D2	D1	D0	Read Display Signal Mode
RDDSDR	Dir	R	0Fh	0F00h	00h	D7	D6	D5	D4	D3	D2	D1	D0	Read Display Self-diagnostic result
SLPIN	DVS	W	10h	1000h		No Ar	gument	(0000h	in MDDI	I/F) 🔽		_		Sleep in & booster off
SLPOUT	Dir	W	11h	1100h		No Ar	gument	(0000h	in MDDI	I/F)	_ {	1		Sleep out & booster on
PTLON	DVS	W	12h	1200h		No Ar	gument	(0000h	in MDDI	I/F)	<u>a</u>	<u> </u>	// //	Partial mode on
NORON	DVS	W	13h	1300h	3/1/	No Ar	gument	(0000h	in MDDI	1/F)		111	<u>۱ (ر</u>	Partial off (Normal)
INVOFF	DVS	W	20h	2000h	No Argument (0000h in MDDI I/F)						Display inversion off (normal)			
INVON	DVS	W	21h	2100h	No Argument (0000h in MDDN/F)						Display inversion on			
ALLPOFF	DVS	w	22h	2200h	No Argument (0000h in MDDI I/F)							All pixel off (black)		
ALLPON	DVS	w	23h	2300h	No Argument (0000h in MDDI I/F)						All pixel on (white)			
GAMSET	DVS	w	26h	2600h	00h	GC7	GC6	GC5	GC4	GC3	GC2	GC1	GC0	Gamma curve select
DISPOFF	DVS	W	28h	2800h		No Ar	gument	(0000h	in MDDI	I/F)				Display off
DISPON	DVS	W	29h	2900h		No Ar	gument	(0000h	in MDDI	I/F)				Display on
			\\	2A00h	00h	XS15	XS14	XS13	XS12	XS11	XS10	XS9	XS8	Column address set XS[15:0]: column start address
0.4.057	D:			2A01h	00h	XS7	XS6	XS5	XS4	XS3	XS2	XS1	XS0	XE[15:0]: column end address
CASET	Dir	W	2Ah	2A02h	00h	XE15	XE14	XE13	XE12	XE11	XE10	XE9	XE8	
				2A03h	00h	XE7	XE6	XE5	XE4	XE3	XE2	XE1	XE0	
				2B00h	00h	YS15	YS14	YS13	YS12	YS11	YS10	YS9	YS8	Row address set
				2B01h	00h	YS7	YS6	YS5	YS4	YS3	YS2	YS1	YS0	YS[15:0]: row start address YE[15:0]: row end address
RASET	Dir	W	2Bh	2B02h	00h	YE15	YE14	YE13	YE12	YE11	YE10	YE9	YE8	
				2B03h	00h	YE7	YE6	YE5	YE4	YE3	YE2	YE1	YE0	
RAMWR	Dir	W	2Ch	Х	Х	D7	D6	D5	D4	D3	D2	D1	D0	Memory write
RAMRD	Dir	R	2Eh	2E00h	00h	D7	D6	D5	D4	D3	D2	D1	D0	Memory read
				3000h	00h		PSL14						PSL8	Partial start/end address set
				3001h	00h	PSL7				PSL3		PSL1		PSL[15:0]: partial start address PEL[15:0]: partial end address
PTLAR	DVS	W	30h	3002h	00h								PEL8	. Let. 10.10]. Parmar one address
				3003h										
TEOFF	DVS	W	34h	3400h						Tearing effect line off				
TEON	DVS	W	35h	3500h					Tearing effect mode set & on					
MADCTL	Cnd2	W	36h	3600h						Memory data access control				
IDMOFF	DVS	W	38h	3800h						Idle mode off				
IDMON	DVS	W	39h	3900h		INO AF	gument	เบบบบทา	וטטואו ווו	1/୮)				Idle mode on

10/28/2011 256 Version 0.8

NT35510

Table 6.1.1 User Command Set (Continued)

			۸۸	dress			Do	ramete	r					
Instruction	ACT	R/W	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0	Function
COLMOD	Dir	W	3Ah	3A00h	00h	VIPF3	VIPF2	VIPF1	VIPF0	IFPF3	IFPF2	IFPF1	IFPF0	Interface pixel format
RAMWRC	Dir	W	3Ch	3C00h	00h	D7	D6	D5	D4	D3	D2	D1	D0	,
					00h	D7					D2	D1		Memory write Continue  Memory read Continue
RAMRDC	Dir	R	3Eh	3C00h			D6	D5	D4	D3			D0	,
STESL	DVS	W	44h	4400h	00h	N15	N14	N13	N12	N11	N10	N9	N8	Set tearing effect scan line
				4401h	00h	N7	N6	N5	N4	N3	N2	N1	N0	O-1 !
GSL	Dir	R	45h	4500h	00h	N15	N14	N13	N12	N11	N10	N9	N8	Get scan line
DOTRON	D) (0		451	4501h	00h	N7	N6	N5	N4	N3	N2	N1	N0	2
DSTBON	DVS	W	4Fh	4F00h	00h	0	0	0	0	0	0	0	DSTB	Deep standby mode on
				5000h	00h	V017	V016	V015	V014	V013	V012	V011	V010	Write profile value for display
				5001h	00h	V027	V026	V025	V024	V023	V022	V021	V020	
WRPFD	DVS	W	50h	:	:	:	:	:	:	:	:		·	// // // //
				500Eh	00h	V157	V156	V155	V154	V153	V152	V151	V150	
				500Fh	00h	V167	V166	V165	V164	V163	V162	V161	V160	~
WRDISBV	DVS	W	51h	5100h	00h	DBV7	DBV6	DBV5	DBV4	DBV3	DBV2	DBV1	DBV0	Write display brightness
RDDISBV	Dir	R	52h	5200h	00h	DBV7	DBV6	DBV5	DBV4	DBV3	DBV2	DBV1	DBV0	Read display brightness value
WRCTRLD	DVS	W	53h	5300h	00h	0	0	BCTRL	A	DD	BL	DB	G	Write control display
RDCTRLD	Dir	R	54h	5400h	00h	0	0	BCTRL	A	DD	BL	DB	G	Read control display value
WRCABC	DVS	W	55h	5500h	00h	0	0	0	0	0	0	C1	C0	Write CABC mode
RDCABC	Dir	R	56h	5600h	00h	0	0	0	0	0	0	C1	C0	Read CABC mode
		- 6	9	5700h	00h	1017	1016	1015	1014	1013	1012	1011	1010	Write hysteresis
		$\Pi = \Pi$		5701h	00h	1027	1026	1025	1024	1023	1022	1021	1020	
.6		I II I		<i>"</i>			$\mathcal{M}$	Л		:	:	:	:	
	// //	NI I	)	570Eh	00h	1157	I156	1155	l154	1153	l152	l151	l150	
				570Fh	00h	l167	I166	l165	l164	1163	1162	l161	I160	
WRHYSTE	DVS	W	57h	5710h	00h	D017	D016	D015	D014	D013	D012	D011	D010	
N .			11	5711h	00h	D027	D026	D025	D024	D023	D022	D021	D020	
			\	13		:	:	:	:	:	:	:	:	
				571Eh	00h	D157	D156	D155	D154	D153	D152	D151	D150	
				571Fh	00h	D167	D166	D165	D164	D163	D162	D161	D160	
				5800h	00h	G023	G022	G021	G020	G013	G012	G011	G010	Write gamma setting
				5801h	00h	G043	G042	G041	G040	G033	G032	G031	G030	, and the second
WRGAMMSET	DVS	W	58h	:	:	:	:	:	:	:	:	:	:	
				5806h	00h	G143					G132		G130	
				5807h	00h	G163		G161	G160	G153		G151	G150	
RDFSVM	Dir	R	5Ah	5A00h	00h		FSV14			FSV11		FSV9	FSV8	Read FS value MSBs
RDFSVL	Dir	R	5Bh	5B00h	00h	FSV7	FSV6	FSV5	FSV4	FSV3		FSV1	FSV0	Read FS value LSBs
RDMFFSVM	Dir	R	5Ch	5C00h	00h						FFSV10			Read median filter FS value MSBs
RDMFFSVL		R												
	Dir		5Dh	5D00h	00h			FFSV5			FFSV2			Read median filter FS value LSBs
WRCABCMB	DVS	W	5Eh	5E00h	00h	CMB7	CMB6	CMB5	CMB4	CMB3		CMB1		Write CABC minimum brightness
RDCABCMB	Dir	R	5Fh	5F00h	00h	CMB7	CMB6	CMB5	CMB4	CMB3	CMB2	CMB1	CMB0	Read CABC minimum brightness

10/28/2011 257 Version 0.8



NT35510

Table 6.1.1 User Command Set (Continued)

			Δd	dress			Pa	ramete	ır					
Instruction	ACT	R/W	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0	Function
				6500h	00h	CC15	CC14	CC13	CC12	CC11	CC10	CC9	CC8	Write light sensor compensation
WRLSCC	DVS	W	65h	6501h	00h	CC7	CC6	CC5	CC4	CC3	CC2	CC1	CC0	coefficient
RDLSCCM	Dir	R	66h	6600h	00h	CC15	CC14	CC13	CC12	CC11	CC10	CC9	CC8	Read LSCC value MSBs
RDLSCCL	Dir	R	67h	6700h	00h	CC7	CC6	CC5	CC4	CC3	CC2	CC1	CC0	Read LSCC value LSBs
RDBWLB	Dir	R	70h	7000h	00h	Bkx1	Bkx0	Bky1	Bky0	Wx1	Wx0	Wy1	Wy0	Read Black/White low bit
RDBkx	Dir	R	71h	7100h	00h	Bkx9	Bkx8	Bkx7	Bkx6	Bkx5	Bkx4	Bkx3	Bkx2	Read Bkx
RDBky	Dir	R	72h	7200h	00h	Bky9	Bky8	Bky7	Bky6	Bky5	Bky4	Bky3	Bky2	Read Bky
RDWx	Dir	R	73h	7300h	00h	Wx9	Wx8	Wx7	Wx6	Wx5	Wx4	Wx3	Wx2	Read Wx
RDWy	Dir	R	74h	7400h	00h	Wy9	Wy8	Wy7	Wy6	Wy5	Wy4	Wy3	Wy2	Read Wy
RDRGLB	Dir	R	75h	7500h	00h	Rx1	Rx0	Ry1	Ry0	Gx1	Gx0	Gy1	Gy0	Read Red/Green low bit
RDRx	Dir	R	76h	7600h	00h	Rx9	Rx8	Rx7	Rx6	Rx5	Rx4	Rx3	Rx2	Read Rx
RDRy	Dir	R	77h	7700h	00h	Ry9	Ry8	Ry7	Ry6	Ry5	Ry4	Ry3	Ry2	Read Ry
RDGx	Dir	R	78h	7800h	00h	Gx9	Gx8	Gx7	Gx6	Gx5	Gx4	Gx3	Gx2	Read Gx
RDGy	Dir	R	79h	7900h	00h	Gy9	Gy8	Gy7	Gy6	Gy5	Gy4	Gy3	Gy2	Read Gy
RDBALB	Dir	R	7Ah	7A00h	00h	Bx1	Bx0	By1	By0	Ax1	Ax0	Ay1	Ay0	Read Blue/AColor low bit
RDBx	Dir	R	7Bh	7B00h	00h	Bx9	Bx8	Bx7	Bx6	Bx5	Bx4	Вх3	Bx2	Read Bx
RDBy	Dir	R	7Ch	7C00h	00h	Ву9	By8	Ву7	By6	Ву5	By4	Ву3	By2	Read By
RDAx	Dir	R	7Dh	7D00h	00h	Ax9	Ax8	Ax7	Ax6	Ax5	Ax4	Ах3	Ax2	Read Ax
RDAy	Dir	R	7Eh	7E00h	00h	Ay9	Ay8	Ау7	Ay6	Ay5	Ay4	Ау3	Ay2	Read Ay
		a 6	5	A100h	00h	SID7	SID6	SID5	SID4	SID3	SID2	SID1	SID0	Read DDB start
	$\alpha$	W		A101h	00h	SID15	SID14	SID13	SID12	SID11	SID10	SID9	SID8	
RDDDBS	Dir	R	A1h	A102h	00h	MID7	MID6	MID5	MID4	MID3	MID2	MID1	MID0	
<u> </u>	111 7	y	1	A103h	00h	MID15	MID14	MID13	MID12	MID11	MID10	MID9	MID8	
	リ			A104h	00h	1	1	1	1	1	1	1	1	
11 10			0	A800h	00h	SID7	SID6	SID5	SID4	SID3	SID2	SID1	SID0	Read DDB continue
V			- ///	A801h	00h	SID15	SID14	SID13	SID12	SID11	SID10	SID9	SID8	
RDDDBC	Dir	R	A8h	A802h	00h	MID7	MID6	MID5	MID4	MID3	MID2	MID1	MID0	
				A803h	00h	MID15	MID14	MID13	MID12	MID11	MID10	MID9	MID8	
				A804h	00h	1	1	1	1	1	1	1	1	
RDFCS	Dir	R	AAh	AA00h	00h	FCS7	FCS6	FCS5	FCS4	FCS3	FCS2	FCS1	FCS0	Read first checksum
RDCCS	Dir	R	AFh	AF00h	00h	CCS7	CCS6	CCS5	CCS4	CCS3	CCS2	CCS1	CCS0	Read continue checksum
RDID1	Dir	R	DAh	DA00h	00h	ID17	ID16	ID15	ID14	ID13	ID12	ID11	ID10	Read ID1
RDID2	Dir	R	DBh	DB00h	00h	ID27	ID26	ID25	ID24	ID23	ID22	ID21	ID20	Read ID2
RDID3	Dir	R	DCh	DC00h	00h	ID37	ID36	ID35	ID34	ID33	ID32	ID31	ID30	Read ID3



NT35510

#### Notes:

1. The following description is indicates the executing time of instructions.

No.	Symbol	Executing Time
1	Dir (Direct)	At the received a completed instruction and parameter
2	DVS (Display Vertical Sync.)	Synchronized with the next frame
3	DHS (Display Horizontal Sync.)	Synchronized with the next line
4	Cnd1 (By Conditional 1)	State Executing time When Sleep In Dir Other DHS
5	Cnd2 (By Conditional 2)	State         Executing time           B7, B6, B5         Dir           B4, B3, B2, B1, B0         DVS

- 2. In MIPI interface, parameters of the command are stores onto registers when the last parameter of the command has been received. Also, parameters of the command are not stored onto registers if there has been happen a break. See more information on the section "5.6 DATA TRANSFER RECOVERY". This note is valid when a number of the parameters is equal or less than 32 (In case of other interfaces, parameters of command 2A00h~2A03h are stored on relative registers while command 2A00h~2A03h are executed completely and same for command 2B00h~2B03h, 3000h~3003h and 4000h~4001h).
- 3. When using the commands without parameter (No Argument) in MDDI interface, a dummy parameter must be followed after command address. For example, command SPLOUT can be executed as 0x11 only in MIPI, MPU and SPI interfaces but should be executed as 0x1100 + 0x0000 in MDDI interface.

10/28/2011 259 Version 0.8



NT35510

## NOP (0000h)

Inst / Para	R/W	Add	ress				Parame	ter				
IIISt / Fala	IX/VV	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
NOP	Write	00h	0000h		No Argument (0000h in MDDI I/F)							

NOTE: "-" Don't care

NOTE: "-" Don't car	re										
Description	This command is empty command. It does not have effect on the display module.  However it can be used to terminate RAM data write, RAM data read, RAM data write continue or RAM data read continue as described in RAMWR (Memory Write), RAMRD (Memory Read), RAMWRC (Memory Write Continue) and RAMRDC (Memory Read Continue) and parameter write commands.										
Restriction											
Register Availability	Status Availability  Normal Mode On, Idle Mode Off, Sleep Out Yes  Normal Mode On, Idle Mode On, Sleep Out Yes  Partial Mode On, Idle Mode Off, Sleep Out Yes  Partial Mode On, Idle Mode On, Sleep Out Yes  Sleep In Yes										
Default Flow Chart	Status Default Value Power On Sequence N/A S/W Reset N/A H/W Reset N/A										



NT35510

### **SWRESET: Software Reset (0100h)**

Inst / Para	R/W	Add	ress				Parame	ter				
IIISt / Fala	IX/VV	MIPI	Others	D[15:8] (Non-MIPI)	D[15:8] (Non-MIPI) D7 D6 D5 D4 D3 D2 D1							
SWRESET	Write	01h	0100h		No Argument (0000h in MDDI I/F)							

NOTE: "-" Don't care

Description	When the Software Reset command is written, it causes a software reset. It resets the commands and parameters to their S/W Reset default values. (See default tables in each command description) The display is blank immediately.  Note: The Frame Memory content is kept or not by this command.
Restriction	It will be necessary to wait 5msec before sending new command following software reset.  The display module loads all display supplier's factory default values to the registers during this 5msec.  If Software Reset is applied during Sleep Out mode, it will be necessary to wait 120msec before sending Sleep Out command.  Software Reset command cannot be sent during Sleep Out sequence.


Register Availability

Status	Availability
Normal Mode On, Idle Mode Off, Sleep Out	Yes
Normal Mode On, Idle Mode On, Sleep Out	Yes
Partial Mode On, Idle Mode Off, Sleep Out	Yes
Partial Mode On, Idle Mode On, Sleep Out	Yes
Sleep In	Yes

Default

Status	Default Value
Power On Sequence	N/A
S/W Reset	N/A
H/W Reset	N/A

Flow Chart



10/28/2011 261 Version 0.8



NT35510

### RDDID: Read Display ID (0400h~0402h)

Inst / Para	R/W	Add	ress				Parame	ter				
IIISt / Fala	IX/VV	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
			0400h	00h	ID17	ID16	ID15	ID14	ID13	ID12	ID11	ID10
RDDID	Read	04h	0401h	00h	ID27	ID26	ID25	ID24	ID23	ID22	ID21	ID20
			0402h	00h	ID37	ID36	ID35	ID34	ID33	ID32	ID31	ID30

### NOTE: "-" Don't care

Description	This read byte returns 24-bit display identification information.  The 1 <sup>st</sup> parameter (ID1): the module's manufacture ID.  The 2 <sup>nd</sup> parameter (ID2): the module/driver version ID.  The 3 <sup>rd</sup> parameter (ID3): the module/driver ID.  Note: Commands RDID1/2/3 (DAh, DBh, DCh) read data correspond to the parameter 1, 2, 3 of the
	command 04h, respectively.
Restriction	

Register Availability

Default

Status	Availability
Normal Mode On, Idle Mode Off, Sleep Out	Yes
Normal Mode On, Idle Mode On, Sleep Out	Yes
Partial Mode On, Idle Mode Off, Sleep Out	Yes
Partial Mode On, Idle Mode On, Sleep Out	Yes
Sleep In	Yes

Default Value Status After MTP Before MTP Power On Sequence MTP Values ID1=00h, ID2=80h, ID3=00h S/W Reset MTP Values ID1=00h, ID2=80h, ID3=00h H/W Reset MTP Values ID1=00h, ID2=80h, ID3=00h

Legend RDDID(04h) Command Host Driver Parameter Send 1<sup>st</sup> Parameter ID1[7:0] Display Flow Chart Send 2<sup>nd</sup> Parameter Action ID2[7:0] Mode Sequential Send 3<sup>rd</sup> Parameter transfer ID3[7:0]

10/28/2011 262 Version 0.8



NT35510

## RDNUMED: Read Number of Errors on DSI (0500h)

Inst / Para	R/W	Add	ress				Parame	ter				
IIISt / Para	IX/VV	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
RDNUMED	Read	05h	Х	X	P7	P6	P5	P4	P3	P2	P1	P0

RDNUMED	Read	05h	Χ	X	P7	P6	P5	P4	P3	P2	P1	P0
NOTE: "-" Don't care	е											
Description	bits is P[60 P[7] is P[70 the fire See a	The first parameter is telling a number of the parity errors on DSI. The more detailed description of the bits is below.  P[60] bits are telling a number of the parity errors.  P[7] is set to "1" if there is overflow with P[60] bits.  P[70] bits are set to "0"s (as well as RDDSM(0Eh)'s D0 are set "0" at the same time) after there is sent the first parameter information (= The read function is completed).  See also section "Acknowledge with Error Report (AwER)" and command RDDSM 0Eh.  This command is used for MIPI DSI only. It is no function for others interface operation.										
Restriction	-							Mc	<u> </u>			
Register Availability		Normal M Partial M	lode On ode On	Status , Idle Mode Off, Slee , Idle Mode Off, Slee , Idle Mode Off, Slee , Idle Mode On, Slee Sleep In	p Out o Out			AV	ailability Yes Yes Yes Yes Yes Yes			
Default			9	Status On Sequence SW Reset				Defa	ault Valu 00h 00h 00h	ie		
Flow Chart				RDNUMED(05h)  Send 1 <sup>st</sup> Parameter  P[7:0] = 00h  DDSM(0Eh)'s D0='0	7	•••••	Host Driver		Comma Parame Displa Action Mode Sequer transf	and eter		

10/28/2011 263 Version 0.8



NT35510

## RDDPM: Read Display Power Mode (0A00h)

Inst / Para	R/W	Add	ress				Parame	ter				
IIISI / Pala	IX/VV	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
RDDPM	Read	0Ah	0A00h	00h	D7	D6	D5	D4	D3	D2	D1	D0

NOTE: "-" Don't care

	Th	is comma	nd indicates the current status of	the display as described in the table below:				
		Bit	Description	Value				
		D7	Booster Voltage Status	"1"=Booster On, "0"=Booster Off				
		D6	Idle Mode On/Off	"1"=Idle Mode On, "0"=Idle Mode Off				
		D5	Partial Mode On/Off	"1" = Partial Mode On, "0" = Partial Mode Off				
Description		D4	Sleep In/Out	"1" = Sleep Out Mode, "0" = Sleep In Mode				
		D3	Display Normal Mode On/Off	"1" = Display Normal On, "0" = Display Normal Off				
		D2	Display On/Off	"1" = Display is On, "0" = Display is Off				
		D1	Not Defined	Set to "0" (not used)				
		D0	Not Defined	Set to "0" (not used)				

Restriction


Register Availability

Status	Availability
Normal Mode On, Idle Mode Off, Sleep Out	Yes
Normal Mode On, Idle Mode On, Sleep Out	Yes
Partial Mode On, Idle Mode Off, Sleep Out	Yes
Partial Mode On, Idle Mode On, Sleep Out	Yes
Sleep In	Yes

Default

Status	Default Value
Power On Sequence	08h
S/W Reset	08h
HW Reset	08h

Flow Chart



10/28/2011 264 Version 0.8



NT35510

## RDDMADCTL: Read Display MADCTL (0B00h)

Inst / Para	R/W	Add	ress				Parame	ter				
Inst / Para	IX/VV	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
RDDMADCTL	Read	0Bh	0B00h	00h	D7	D6	D5	D4	D3	D2	D1	D0

NOTE: "-" Don't care

	This comm	and indicates the current status of the display	as described in the table below:
	Bit	Description	Value
	D7	Row Address Order (MY)	"0" = Increment , "1" = Decrement
	D6	Column Address Order (MX)	"0" = Increment , "1" = Decrement
	D5	Row/Column Exchange (MV)	"0"= Normal , "1"= Row/column exchange
Description	D4	Vertical refresh Order (ML)	"0" = Increment , "1" = Decrement
1	D3	RGB-BGR Order	"0" = RGB color sequence "1" = BGR color sequence
	D2	Horizontal refresh Order (MH)	"0" = Increment, "1" = Decrement
	D1	Flip horizontal (RSMX)	"0" = Normal , "1" = Horizontal flip
	D0	Flip vertical (RSMY)	"0" = Normal, "1" = Vertical flip


Restriction

		Status	Availability
		Normal Mode On, Idle Mode Off, Sleep Out	Yes
Register		Normal Mode On, Idle Mode On, Sleep Out	Yes
Availability	B	Partial Mode On, Idle Mode Off, Sleep Out	Yes
		Partial Mode On, Idle Mode On, Sleep Out	Yes
$n \mid \mid$	Ш	Steep In	Yes

Default

Status	Default Value
Power On Sequence	00h
S/W Reset	00h
H/W Reset	00h

Flow Chart



10/28/2011 265 Version 0.8



NT35510


# RDDCOLMOD: Read Display Pixel Format (0C00h)

Inst / Para	R/W	Add	ress				Parame	ter				
Inst / Para	IX/VV	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
RDDCOLMOD	Read	0Ch	0C00h	00h	D7	D6	D5	D4	D3	D2	D1	D0

NOTE: "-" Don't care

	This comma	and indicates the current status of the displa	ay as described in the table below:
	Bit	Description	Value
	D7	Not Defined	Set to "0" (not used)
			"101" = 16-bit / pixel
	D6 ~ D4	RGB Interface Color Format	"110" = 18-bit / pixel
Description			"111" = 24-bit / pixel
	D3	Not Defined	Set to "0" (not used)
			"101" = 16-bit / pixel
	D2 ~ D0	Control Interface Color Format	"110" = 18-bit / pixel
			"111" = 24-bit / pixel
Restriction	_		
. toomono			
		Status	Availability
	Norm	al Mode On, Idle Mode Off, Sleep Out	Yes
Register		al Mode On, Idle Mode On, Sleep Out	Yes
Availability		Mode On, Idle Mode Off, Sleep Out	Yes
1		al Mode On, Idle Mode On, Sleep Out	Yes
		Sleep In	Yes
	1		
	J 1		
		Status	Default Value
Default		Power On Sequence	07h
		S/W Reset	07h
		H/W Reset	07h

Flow Chart



10/28/2011 266 Version 0.8



NT35510

## RDDIM: Read Display Image Mode (0D00h)

Inst / Para	R/W	Add	ress				Parame	ter				
Inst / Para	IX/VV	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
RDDIM	Read	0Dh	0D00h	00h	D7	D6	D5	D4	D3	D2	D1	D0

NOTE: "-" Don't care

	This comma	and indicates the current status of the	display as described in the table below:
	Bit	Description	Value
	D7	Vertical Scrolling On/Off	Set to "0" (not used)
	D6	Horizontal Scrolling On/Off	Set to "0" (not used)
	D5	Inversion On/Off	"1" = Inversion On, "0" = Inversion Off
Description	D4	All Pixel On	"1" = White display, "0" = Normal display
	D3	All Pixel Off	"1" = Black display, "0" = Normal display
	D2 ~ D0	Gamma Curve Selection	"000" = GC0, "001" = GC1 "010" = GC2, "011" = GC3 "100" to "111" = not defined
Restriction	_	. 11	


Register Availability

	Availability
off, Sleep Out	Yes
On, Sleep Out	Yes
Off, Sleep Out	Yes
n, Sleep Out	Yes
	Yes
	On, Sleep Out Off, Sleep Out

Default

Status	Default Value			
Power On Sequence	00h			
S/W Reset	00h			
H/W Reset	00h			

Flow Chart



10/28/2011 267 Version 0.8



NT35510

### RDDSM: Read Display Signal Mode (0E00h)

Inst / Para	R/W	Add	ress				Parame	ter				
Inst / Para	IX/VV	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
RDDSM	Read	0Eh	0E00h	00h	D7	D6	D5	D4	D3	D2	D1	D0

NOTE: "-" Don't care

	Ţ	his comma	nd indicates the current status of the disp	play as described in the table below:
		Bit	Description	Value
		D7	Tearing Effect Line On/Off	"1" = On, "0" = Off
		D6	Tearing Effect Line Mode	"1" = Mode 2, "0" = Mode 1
		D5	Horizontal Sync. (HS, RGB I/F)On/Off	"1" = HS bit is "1", "0" = HS bit is "0"
Description		D4	Vertical Sync. (VS, RGB I/F)On/Off	"1" = VS bit is "1", "0" = VS bit is "0"
		D3	Pixel Clock (PCLK, RGB I/F)On/Off	"1" = PCLK line is On, "0" = PCLK line is Off
		D2	Data Enable (DE, RGB I/F)On/Off	"1" = DE bit is "1", "0" = DE bit is "0"
		D1	Not Defined	Set to "0" (not used)
		D0	Error on DSI	"1" = Error, "0" = No Error
	٦,		1 - DO in dia da a a a a a a a a a a a a a a a a	

Note: Bit D5 to D2 indicate current status of the lines when this command has been sent.

Restriction


Register Availability

Status	Availability
Normal Mode On, Idle Mode Off, Sleep Out	Yes
Normal Mode On, Idle Mode On, Sleep Out	Yes
Partial Mode On, Idle Mode Off, Sleep Out	Yes
Partial Mode On, Idle Mode On, Sleep Out	Yes
Sleep In	Yes

Default

Status	Default Value
Power On Sequence	00h
S/W Reset	00h
H/W Reset	00h

Flow Chart



10/28/2011 268 Version 0.8



NT35510

Yes Yes

### RDDSDR: Read Display Self-Diagnostic Result (0F00h)

Inst / Para	R/W	Add	ress				Parame	ter				
IIISI / Pala	IX/VV	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
RDDSDR	Read	0Fh	0F00h	00h	D7	D6	D5	D4	D3	D2	D1	D0

NOTE: "-" Don't care

	Th:					
	inis comm	and indicates the current status of the disp	play as described in the table below:			
	Bit	Description	Value			
	D7	Register Loading Detection				
	D6	Functionality Detection	0			
	D5	Chip Attachment Detection	See section 5.15			
Description	D4	Display Glass Break Detection	-			
	D3	Not Defined	Set to "0" (not used)			
	D2	Not Defined	Set to "0" (not used)			
	D1	Not Defined	Set to "0" (not used)			
	D0	Checksums Comparison	"0": Checksums are the same "1": Checksums are not the same			
Restriction	-					
		Status	Availability			
	Norm	al Mode On, Idle Mode Off, Sleep Out	Yes			
Register	Norm	al Mode On, Idle Mode On, Sleep Out	Yes			
Availability	Partia	al Mode On, Idle Mode Off, Sleep Out	Yes			

	Status	Default Value
Default	Power On Sequence	00h
	S/W Reset	00h
	H/W Reset	00h

RDDSDR(0Fh)
Host Command
Driver Parameter

Flow Chart

Display

Action

Mode

Sequential transfer

Partial Mode On, Idle Mode On, Sleep Out

10/28/2011 269 Version 0.8



NT35510

STOP

### SLPIN: Sleep In (1000h)

Inst / Para	R/W	Address		Parameter									
		MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0	
SLPIN	Write	10h	1000h	No Argument (0000h in MDDI I/F)									

NOTE: "-" Don't care

This command causes the TFT LCD module to enter the minimum power consumption mode.

In this mode the DC/DC converter is stopped, Internal display oscillator is stopped, and panel scanning is stopped.

Source / Gate Output

Blank Display

STOP

Memory Scan Operation

Description

DC / DC Converter

Control Interface as will as memory and registers are still working and the memory keeps (RAMKP="1")

or loses (RAMKP="0") its contents.

User can send PCLK, HS and VS information on RGB I/F for blank display after Sleep In command and this information is valid during 2 frames after Sleep In command if there is used Normal Mode On in Sleep Out-mode.

Dimming function does not work when there is changing mode from Sleep Out to Sleep In.

There is used an internal oscillator for blank display.

Internal Oscillator

Restriction

This command has no effect when module is already in sleep in mode. Sleep In Mode can only be exit by the Sleep Out Command (11h).

It will be necessary to wait 5msec before sending next command, this is to allow time for the supply voltages and clock circuits to stabilize.

It will be necessary to wait 120msec after sending Sleep Out command (when in Sleep In Mode) before Sleep In command can be sent.

Register Availability


Status	Availability
Normal Mode On, Idle Mode Off, Sleep Out	Yes
Normal Mode On, Idle Mode On, Sleep Out	Yes
Partial Mode On, Idle Mode Off, Sleep Out	Yes
Partial Mode On, Idle Mode On, Sleep Out	Yes
Sleep In	Yes

Default

Status	Default Value
Power On Sequence	Sleep In Mode
S/W Reset	Sleep In Mode
H/W Reset	Sleep In Mode

10/28/2011 270 Version 0.8







NT35510

#### **SLPOUT: Sleep Out (1100h)**

Inst / Para	R/W	Address		Parameter								
		MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
SLPOUT	Write	11h	1100h	No Argument (0000h in MDDI I/F)								


NOTE: "-" Don't care This command turns off sleep mode. In this mode the DC/DC converter is enabled, Internal display oscillator is started, and panel scanning is started. CDP or Frame Source / Gate Output STOP **Memory Contents** (If DISPON 29h is set) Memory Scan Operation STOP **START** Description Internal Oscillator STOP DC / DC Converter User can start to send PCLK, HS and VS information on RGB I/F before Sleep Out command and this information is valid at least 2 frames before Sleep Out command, if there is left Sleep In-mode to Sleep Out-mode in Normal Mode On. There is used an internal oscillator for blank display. NT35510 will do sequence control about gate control signals when sleep out. Sleep Out Mode can only be exit by the Sleep In Command (10h), S/W reset command (01h) or H/W reset. It will be necessary to wait 5msec before sending next command, this is to allow time for the supply voltages and clock circuits to stabilize. NT35510 loads all default values of extended and test command to the registers during this 5msec and Restriction there cannot be any abnormal visual effect on the display image if those default and register values are same when this load is done and when the NT35510 is already Sleep Out -mode. NT35510 is doing self-diagnostic functions during this 5msec. See also section 5.15. It will be necessary to wait 120msec after sending Sleep In command (when in Sleep Out mode) before Sleep Out command can be sent. Status Availability Normal Mode On, Idle Mode Off, Sleep Out Yes Register Normal Mode On, Idle Mode On, Sleep Out Yes Availability Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode On, Sleep Out Yes Sleep In Yes

Default

Status	Default Value
Power On Sequence	Sleep In Mode
S/W Reset	Sleep In Mode
H/W Reset	Sleep In Mode

10/28/2011 272 Version 0.8







NT35510

## PTLON: Partial Display Mode On (1200h)

Inst / Para	R/W	Address		Parameter								
		MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
PTLON	Write	12h	1200h	No Argument (0000h in MDDI I/F)								

NOTE: "-" Don't car	e
Description	This command turns on Partial mode. The partial mode window is described by the Partial Area command (30H)  To leave Partial mode, the Normal Display Mode On command (13H) should be written.  There is no abnormal visual effect during mode change between Normal mode On to Partial mode On.
Restriction	This command has no effect when Partial Display mode is active.
Register Availability	Status Availability  Normal Mode On, Idle Mode Off, Sleep Out Yes  Normal Mode On, Idle Mode On, Sleep Out Yes  Partial Mode On, Idle Mode Off, Sleep Out Yes  Partial Mode On, Idle Mode On, Sleep Out Yes  Sleep In Yes
Default Flow Chart	Status Default Value Power On Sequence Normal Mode On S/W Reset Normal Mode On H/W Reset Normal Mode On See Partial Area (30h)

10/28/2011 274 Version 0.8



NT35510

# NORON: Normal Display Mode On (1300h)

Inst / Para	R/W	Address		Parameter									
		MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0	
NORON	Write	13h	1300h	No Argument (0000h in MDDI I/F)									

IOTE: "-" Don't car	е
Description	This command returns the display to normal mode.  Normal display mode on means Partial mode off.  Exit from NORON by the Partial mode On command (12h)  There is no abnormal visual effect during mode change from Partial mode On to Normal mode On.
Restriction	This command has no effect when Normal Display mode is active.
Register Availability	Status Availability  Normal Mode On, Idle Mode Off, Sleep Out Yes  Normal Mode On, Idle Mode On, Sleep Out Yes  Partial Mode On, Idle Mode Off, Sleep Out Yes  Partial Mode On, Idle Mode On, Sleep Out Yes  Sleep In Yes
Default Flow Chart	Status Default Value Power On Sequence Normal Mode On S/W Reset Normal Mode On H/W Reset Normal Mode On See Partial Area Definition Descriptions for details of when to use this command


10/28/2011 275 Version 0.8



NT35510

### **INVOFF: Display Inversion Off (2000h)**

Inst / Para	R/W	Address		Parameter									
		MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0	
INVOFF	Write	20h	2000h	No Argument (0000h in MDDI I/F)									



10/28/2011 276 Version 0.8




NT35510

### **INVON: Display Inversion On (2100h)**

Inst / Para	R/W	Address		Parameter								
		MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
INVON	Write	21h	2100h	No Argument (0000h in MDDI I/F)								

### NOTE: "-" Don't care



Restriction This command has no effect when module is already in Inversion On mode.

This command is used to enter display inversion mode.


Register Availability
rtranability


	Availability
Off, Sleep Out	Yes
On, Sleep Out	Yes
Off, Sleep Out	Yes
On, Sleep Out	Yes
	Yes
	On, Sleep Out Off, Sleep Out

Default

Status	Default Value
Power On Sequence	Display Inversion off
S/W Reset	Display Inversion off
H/W Reset	Display Inversion off

Flow Chart





10/28/2011 277 Version 0.8



NT35510

## ALLPOFF: All Pixel Off (2200h)


Inst / Para	R/W	Add	ress				Parame	ter				
IIISt / Pala	IX/VV	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
ALLPOFF	Write	22h	2200h	No Argument (0000h in MDDI I/F)								

ALLPOFF	Write	22h	2200h	No Argument (0000h in MDDI I/F)				
NOTE: "-" Don't car	е							
	This command turns the display panel black in Sleep Out mode and a status of the Display On/Off register can be on or off.  This command makes no change of contents of frame memory.							
				no change of contents of framet of change any other status.	ne memory.			
	11113 0	ommand		mory	Display			
Description	<b>"AII D</b> "				(Example)			
					al Mode On" commands are used to leave this mode.			
		ispiay pa On" com		nowing the content of the fra	ime memory after "Normal Display On" and "Partial			
Restriction				effect when module is already	v in All Pixel Off mode			
rtodilololi	11110 0	Jonnario	/ / / c	N Danisas				
		21	31/2	Status	Availability			
1	R	Normal N	lode On	Idle Mode Off, Sleep Out	Yes			
Register		Normal N	lode On	Idle Mode On, Sleep Out	Yes			
Availability		Partial M	lode On,	Idle Mode Off, Sleep Out	Yes			
		Partial N	lode On,	Idle Mode On, Sleep Out	Yes			
		$110^{\circ}$		Sleep In	Yes			
W.	1	MII						
		11 0		Status	Default Value			
Default			Power	On Sequence	All pixel off			
			S	W Reset	All pixel off			
			Н	W Reset	All pixel off			

10/28/2011 278 Version 0.8







10/28/2011 279 Version 0.8



NT35510


# ALLPON: All Pixel On (2300h)

Inst / Para	R/W	Add	ress				Parame	ter				
IIISt / Fala	IX/VV	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
ALLPON	Write	23h	2300h	No Argument (0000h in MDDI I/F)								

ALLFON	Wille 2311 230011 140 Algument (00001111110DD11/11)
NOTE: "-" Don't car	е
	This command turns the display panel white in Sleep Out mode and a status of the Display On/Off register can be on or off.  This command makes no change of contents of frame memory.  This command does not change any other status.
Description	"All Pixels Off", "Normal Display Mode On" or "Partial Mode On" commands are used to leave this mode. The display panel is showing the content of the frame memory after "Normal Display On" and "Partial Mode On" commands.
Restriction	This command has no effect when module is already in all Pixel On mode.
Register Availability	Status Availability  Normal Mode On, Idle Mode Off, Sleep Out Yes  Normal Mode On, Idle Mode On, Sleep Out Yes  Partial Mode On, Idle Mode Off, Sleep Out Yes  Partial Mode On, Idle Mode On, Sleep Out Yes  Sleep In Yes
Default	Status Default Value Power On Sequence All pixel off S/W Reset All pixel off H/W Reset All pixel off







10/28/2011 281 Version 0.8



NT35510

### **GAMSET: Gamma Set (2600h)**

Inst / Para R/V		Add	ress				Parame	ter				
IIISt / Pala	IX/VV	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
GAMSET	Write	26h	2600h	00h	GC7	GC6	GC5	GC4	GC3	GC2	GC1	GC0

NOTE: "-" Don't care

	nis command is used to select the desired Gamma curve for the current display. A maximum of 4
ı	urves can be selected. The curve is selected by setting the appropriate bit in the parameter as
I	escribed in the Table.

	accombca in the Table.		
	GC[7:0]	Parameter	Curve Selected
Description	01h	GC0	Gamma Curve 1 (G=2.2)
	02h	GC1	Reserved
	04h	GC2	Reserved
	08h	GC3	Reserved
	Note: All other values of	are undefined	

Note: All other values are undefined.

Values of GC [7:0] not shown in table above are invalid and will not change the current selected gamma Restriction curve until valid is received.

	Status Availability
	Normal Mode On, Idle Mode Off, Sleep Out Yes
Register	Normal Mode On, Idle Mode On, Sleep Out Yes
Availability	Partial Mode On, Idle Mode Off, Sleep Out Yes
	Partial Mode On, Idle Mode On, Sleep Out Yes
~ [	Sleep In Yes

11 11 11 19		
	Status	Default Value
Default	Power On Sequence	01h
7	S/W Reset	01h
	H/W Reset	01h

Legend GAMSET(26h) Command Parameter GC[7:0] Display Flow Chart Action New Gamma Mode Curve Loaded Sequential transfer

10/28/2011 282 Version 0.8



NT35510

### **DISPOFF: Display Off (2800h)**

(Example)


Inst / Para	R/W	Address		Parameter									
IIISt / Pala	IX/VV	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0	
DISPOFF	Write	28h	2800h	No Argument (0000h in MDDI I/F)									

NOTE: "-" Don't care


This command is used to enter into DISPLAY OFF mode. In this mode, the output from Frame Memory is disables and blank page inserted.

This command makes no change of contents of frame memory. This command does not change any other status. There will be no abnormal visible effect on the display.

Description







Restriction This command has no effect when module is already in Display Off mode.


Register Availability


Status	
Citates	
Normal Mode On, Idle Mode Off, Sleep Out Yes	
Normal Mode On, Idle Mode On, Sleep Out	
Partial Mode On, Idle Mode Off, Sleep Out Yes	
Partial Mode On, Idle Mode On, Sleep Out Yes	
Sleep In Yes	

Default

Status	Default Value
Power On Sequence	Display off
S/W Reset	Display off
H/W Reset	Display off

Flow Chart





10/28/2011 283 Version 0.8




NT35510

### **DISPON: Display On (2900h)**

Inst / Para	R/W	Address		Parameter									
IIISt / Fala	IX/VV	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0	
DISPON	Write	29h	2900h	No Argument (0000h in MDDI I/F)									

# NOTE: "-" Don't care



Restriction This command has no effect when module is already in Display On mode.


Register
Availability


Status	Availability
Normal Mode On, Idle Mode Off, Sleep Out	Yes
Normal Mode On, Idle Mode On, Sleep Out	Yes
Partial Mode On, Idle Mode Off, Sleep Out	Yes
Partial Mode On, Idle Mode On, Sleep Out	Yes
Sleep In	Yes

Default

Status	Default Value
Power On Sequence	Display off
S/W Reset	Display off
H/W Reset	Display off

Flow Chart





10/28/2011 284 Version 0.8



NT35510

#### CASET: Column Address Set (2A00h~2A03h)

Inst / Para	R/W	Address		Parameter									
IIISt / Fala	IX/VV	17/77	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
CASET Write 2Ah		2A00h	00h	XS15	XS14	XS13	XS12	XS11	XS10	XS9	XS8		
	\\/rito	ند. ۵۸۰	2A01h	00h	XS7	XS6	XS5	XS4	XS3	XS2	XS1	XS0	
		2A02h	00h	XE15	XE14	XE13	XE12	XE11	XE10	XE9	XE8		
			2A03h	00h	XE7	XE6	XE5	XE4	XE3	XE2	XE1	XE0	

NOTE: "-" Don't care


This command is used to define area of frame memory where MPU can access.

This command makes no change on the other driver status.

Each value represents one column line in the Frame Memory.

(Example)

Description



XS[15:0] always must be equal to or less than XE[15:0]

When XS[15:0] or XE[15:0] is greater than maximum address like below, data of out of range will be ignored.

For CGM[7:0] = "70h" (480 x 864 resolution)

MV = "0": Parameter range 0  $\leq$  XS[15:0]  $\leq$  XE[15:0]  $\leq$  479 (01DFh) MV = "1": Parameter range 0  $\leq$  XS[15:0]  $\leq$  XE[15:0]  $\leq$  863 (035Fh)

For CGM[7:0] = "6Bh" (480 x 854 resolution)

MV = "0": Parameter range  $0 \le XS[15:0] \le XE[15:0] \le 479$  (01DFh)

MV = "1": Parameter range  $0 \le XS[15:0] \le XE[15:0] \le 853 (0355h)$ 

For  $CGM[7:0] = "50h" (480 \times 800 \text{ resolution})$ 

MV = 0": Parameter range  $0 \le XS[15:0] \le XE[15:0] \le 479 (01DFh)$ 

MV = "1": Parameter range  $0 \le XS[15:0] \le XE[15:0] \le 799 (031Fh)$ 

For CGM[7:0] = "28h" (480 x 720 resolution)

MV = "0": Parameter range  $0 \le XS[15:0] \le XE[15:0] \le 479 (01DFh)$ 

MV = "1": Parameter range  $0 \le XS[15:0] \le XE[15:0] \le 719$  (02CFh)

For CGM[7:0] = "00h" (480 x 640 resolution)

MV = "0": Parameter range  $0 \le XS[15:0] \le XE[15:0] \le 479$  (01DFh)

MV = "1": Parameter range  $0 \le XS[15:0] \le XE[15:0] \le 639 (027Fh)$ 

Register Availability

Restriction

Status	Availability					
Normal Mode On, Idle Mode Off, Sleep Out	Yes					
Normal Mode On, Idle Mode On, Sleep Out	Yes					
Partial Mode On, Idle Mode Off, Sleep Out	Yes					
Partial Mode On, Idle Mode On, Sleep Out	Yes					
Sleep In	Yes					

10/28/2011 285 Version 0.8



	For CGM[7:0] = "70h", "6Bh", "50h", "28h", "00h", "FI	Eh" (480x864/854/800/7	20/640 resolution)		
		,	Ilt Value		
	Status	XS[15:0]	XE[15:0]		
Default	Power On Sequence	0000h	01DFh (479d)		
	S/W Reset	0000h	01DFh (479d)		
	H/W Reset	0000h	01DFh (479d)		
Flow Chart	CASET(2Ah)  1st & 2nd Parameter XS[15:0] 3rd & 4th Parameter XE[15:0]  RASET(2Bh)  1st & 2nd Parameter YS[15:0] 3rd & 4th Parameter YE[15:0]  RAMWR(2Ch)  Image Data D1[23:0], D2[23:0],, Dn[23:0]  Any Command		Legend Command Parameter Display Action Mode Sequential transfer		



NT35510

#### RASET: Row Address Set (2B00h~2B03h)

Inst / Para	R/W	Address		s Parameter										
IIISt / Fala	IX/VV	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0		
			2B00h	00h	YS15	YS14	YS13	YS12	YS11	YS10	YS9	YS8		
RASET Wri	\\/rito	2Bh	2B01h	00h	YS7	YS6	YS5	YS4	YS3	YS2	YS1	YS0		
	vviile	ZDII	2B02h	00h	YE15	YE14	YE13	YE12	YE11	YE10	YE9	YE8		
			2B03h	00h	YE7	YE6	YE5	YE4	YE3	YE2	YE1	YE0		

NOTE: "-" Don't care


This command is used to define area of frame memory where MPU can access.

This command makes no change on the other driver status.

Each value represents one column line in the Frame Memory.

(Example)

Description



YS[15:0] always must be equal to or less than YE[15:0]

When YS[15:0] or YE[15:0] is greater than maximum address like below, data of out of range will be

For CGM[7:0] = "70h" (480 x 864 resolution)

MV = "0": Parameter range  $0 \le XS[15:0] \le XE[15:0] \le 863 (035Fh)$ 

MV = "1": Parameter range 0 ≤ XS[15:0] ≤ XE[15:0] ≤ 479 (01DFh)

For CGM[7:0] = "6Bh" (480 x 854 resolution)

MV = "0": Parameter range  $0 \le XS[15:0] \le XE[15:0] \le 853 (0355h)$ 

MV = "1": Parameter range 0 ≤ XS[15:0] ≤ XE[15:0] ≤ 479 (01DFh)

For  $CGM[7:0] = "50h" (480 \times 800 resolution)$ 

MV = "0": Parameter range  $0 \le XS[15:0] \le XE[15:0] \le 799 (031Fh)$ 

MV = "1": Parameter range  $0 \le XS[15:0] \le XE[15:0] \le 479$  (01DFh)

For  $CGM[7:0] = "28h" (480 \times 720 \text{ resolution})$ 

MV = "0": Parameter range  $0 \le XS[15:0] \le XE[15:0] \le 719$  (02CFh)

 $MV = "1": Parameter range 0 \le XS[15:0] \le XE[15:0] \le 479 (01DFh)$ 

For CGM[7:0] = "00h" (480 x 640 resolution)

MV = "0": Parameter range  $0 \le XS[15:0] \le XE[15:0] \le 639$  (027Fh)

MV = "1": Parameter range  $0 \le XS[15:0] \le XE[15:0] \le 479$  (01DFh)

Register Availability

Restriction

Status	Availability
Normal Mode On, Idle Mode Off, Sleep Out	Yes
Normal Mode On, Idle Mode On, Sleep Out	Yes
Partial Mode On, Idle Mode Off, Sleep Out	Yes
Partial Mode On, Idle Mode On, Sleep Out	Yes
Sleep In	Yes

10/28/2011 287 Version 0.8



	For CGM[7:0] = "70h", "6Bh", "50h", "28h", "00h", "FEh" (480x864/854/800/720/640 resolution)		
Default	Status	Default Value	
		YS[15:0]	YE[15:0]
	Power On Sequence	0000h	035Fh (863d)
	S/W Reset	0000h	035Fh (863d) if CGM[7:0]="70h" 0355h (853d) if CGM[7:0]="6Bh" 031Fh (799d) if CGM[7:0]="50h" 02CFh (719d) if CGM[7:0]="28h" 027Fh (639d) if CGM[7:0]="00h" 0167h (359d) if CGM[7:0]="FEh"
	H/W Reset	0000h	035Fh (863d)
Flow Chart	CASET(2Bh)  1st & 2 <sup>nd</sup> Parameter XS[15:0]  3rd & 4 <sup>th</sup> Parameter YS[15:0]  RASET(2Bh)  Display  Action  Mode  RAMWR(2Ch)  If  Needed  Needed  Command  Parameter  Display  Action  Mode  Sequential transfer  Needed  Needed  Needed  Needed		



NT35510

**RAMWR: Memory Write (2C00h)** 

Inst / Para	R/W	Address		Parameter									
IIISt / Fala	IX/VV	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0	
				D[15:8]	D7	D6	D5	D4	D3	D2	D1	D0	
RAMWR	Write	2Ch	2C00h	D[15:8]	:	:	:	:	:	:	:	:	
				D[15:8]	D7	D6	D5	D4	D3	D2	D1	D0	

	٨	ır	T	⊏.	"	"	$\boldsymbol{\Gamma}$	or	<i>۲</i> ۲	ca	rΔ
1	ı١	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	,,,		-		,	()I	,,,	1:1	<i>1</i> –:

NOTE: "-" Don't car	e					
Description	Column/Start Row positions. The Start Column/Start Row positions are di	er driver status.  umn register and the row register are reset to the Start  ifferent in accordance with MADCTL setting I the column register and the row register incremented.				
Restriction	There is no restriction on length of parameter	ers. No access in the frame memory in Sleep In mode				
Register Availability	Status  Normal Mode On, Idle Mode Off, Sleep Normal Mode On, Idle Mode On, Sleep Partial Mode On, Idle Mode Off, Sleep Partial Mode On, Idle Mode On, Sleep Sleep In	O Out Yes Yes				
Default	Status Power On Sequence S/W Reset H/W Reset	Default Value  Contents of memory is set randomly  Contents of memory is set randomly  Contents of memory is set randomly				
Flow Chart	RAMWR(2Ch)  Image Data D1[23:0], D2[23:0],, Dn[23:0]  Any Command	Legend  Command  Parameter  Display  Action  Mode  Sequential transfer				

10/28/2011 289 Version 0.8



NT35510

## RAMRD: Memory Read (2E00h)

Inst / Para	R/W	Address		Parameter									
IIISt / Fala	IX/VV	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0	
				D[15:8]	D7	D6	D5	D4	D3	D2	D1	D0	
RAMRD	Read	2Eh	2E00h	D[15:8]	:	:	:	:	:	:	:	:	
				D[15:8]	D7	D6	D5	D4	D3	D2	D1	D0	

NOTE: "-" Don't car	e	
Description	Column/Start Row positions.  The Start Column/Start Row positions are d	er driver status.  Iumn register and the row register are reset to the Start  ifferent in accordance with MADCTR setting.  ne memory and the column register and the row register
Restriction	There is no restriction on length of parameter	ers. No access in the frame memory in Sleep In mode
Register Availability Default	Status  Normal Mode On, Idle Mode Off, Slee Normal Mode On, Idle Mode On, Slee Partial Mode On, Idle Mode Off, Sleep Partial Mode On, Idle Mode On, Sleep Sleep In  Status Power On Sequence SW Reset HW Reset	p Out Yes Yes
Flow Chart	RAMRD(2Eh)  Image Data D1[23:0], D2[23:0],, Dn[23:0]  Any Command	Legend  Command  Parameter  Display  Action  Mode  Sequential transfer


10/28/2011 290 Version 0.8



NT35510

#### PTLAR: Partial Area (3000h~3003h)


Inst / Para	R/W	Address		Parameter										
IIISt / Fala	K/VV	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0		
			3000h	00h	PSL15	PSL14	PSL13	PSL12	PSL11	PSL10	PSL9	PSL8		
PTLAR	Write	30h	3001h	00h	PSL7	PSL6	PSL5	PSL4	PSL3	PSL2	PSL1	PSL0		
PILAR	vviile	30n	3002h	00h	PEL15	PEL14	PEL13	PEL12	PEL11	PEL10	PEL9	PEL8		
			3003h	00h	PEL7	PEL6	PEL5	PEL4	PEL3	PEL2	PEL1	PEL0		



10/28/2011 291 Version 0.8

1		
Restriction	$CGM[7:0] = "6Bh" (480 \times 854): 0 \le PSL[15:0], PCGM[7:0] = "50h" (480 \times 800): 0 \le PSL[15:0], PCGM[7:0] = "50h" (48$	$PEL[15:0] \le 863 (035Fh),  PEL-PSL  \le 863 (035Fh)$ $PEL[15:0] \le 853 (0355h),  PEL-PSL  \le 853 (0355h)$ $PEL[15:0] \le 799 (031Fh),  PEL-PSL  \le 799 (031Fh)$
		$ EL[15:0]  \le 719 \text{ (02CFh)},  PEL-PSL   \le 719 \text{ (02CFh)}$ $ PEL[15:0]  \le 639 \text{ (027Fh)},  PEL-PSL   \le 639 \text{ (027Fh)}$
	Status	Availability
	Normal Mode On, Idle Mode Off, Sleep Out	Yes
Register	Normal Mode On, Idle Mode On, Sleep Out	Yes
Availability	Partial Mode On, Idle Mode Off, Sleep Out	
	Partial Mode On, Idle Mode On, Sleep Out	
	Sleep In	Yes
	Status	Default Value
	Otalus	PSL[15:0] PEL[15:0]
		035Fh (863d) if CGM[7:0] = "70h"
		0355h (853d) if CGM[7:0] = "6Bh" 031Fh (799d) if CGM[7:0] = "50h"
	Power On Sequence	0000h 02CFh (719d) if CGM[7:0] = "28h"
		027Fh (639d) if CGM[7:0] = "00h"
n		0167h (359d) if CGM[7:0] = "FEh"
120		035Fh (863d) if CGM[7:0] = "70h"
Default		0355h (853d) if CGM[7:0] = "6Bh" 031Fh (799d) if CGM[7:0] = "50h"
	S/W Reset	0000h 031FH (799d) If CGM[7:0] = 30H 02CFh (719d) if CGM[7:0] = "28h"
		027Fh (639d) if CGM[7:0] = "00h"
II .		0167h (359d) if CGM[7:0] = "FEh"
		035Fh (863d) if CGM[7:0] = "70h"
		0355h (853d) if CGM[7:0] = "6Bh"
	H/W Reset	0000h 031Fh (799d) if CGM[7:0] = "50h"
		02CFh (719d) if CGM[7:0] = "28h" 027Fh (639d) if CGM[7:0] = "00h"
		0167h (039d) if CGM[7:0] = "FEh"





10/28/2011 293 Version 0.8



NT35510

## **TEOFF: Tearing Effect Line OFF (3400h)**

Inst / Para	R/W	Address		Parameter									
IIISt / Fala	IX/VV	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0	
TEOFF	Write	34h	3400h	No Argument (0000h in MDDI I/F)									

TEOFF	Write	34h	3400h	No A	rgument (0000h in MDDI I/F)								
NOTE: "-" Don't cal	re												
Description	This o	s command is used to turn OFF (Active Low) the Tearing Effect output signal from the TE signal line.											
Restriction	This o	s command has no effect when Tearing Effect output is already OFF.											
Register Availability		Normal N Partial N	Node On lode On, lode On,	Status , Idle Mode Off, Sleep Out , Idle Mode On, Sleep Out Idle Mode Off, Sleep Out Idle Mode On, Sleep Out Sleep In	Availability Yes Yes Yes Yes Yes Yes								
Default  Flow Chart				Status On Sequence W Reset W Reset TEOFF(34h) Line Output OFF	Default Value Tearing Effect off Tearing Effect off Tearing Effect off  Legend  Parameter  Display  Action  Mode  Sequential transfer								

10/28/2011 294 Version 0.8



NT35510

#### **TEON: Tearing Effect Line ON (3500h)**

Inst / Para	R/W	Address		Parameter									
IIISt / Pala	IX/VV	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0	
TEON	Write	35h	3500h	00h	-	-	-	-	-	-	-	М	

### NOTE: "-" Don't care

This command is used to turn ON the Tearing Effect output signal from the TE signal line. This output is not affected by changing MADCTL bit ML.


The Tearing Effect Line On has one parameter, which describes the mode of the Tearing Effect Output Line. ("-" = Don't Care).

When M = "0": The Tearing Effect Output line consists of V-Blanking information only.

Description

Vertival Time
Scale

When M = "1": The Tearing Effect Output line consists of both V-Blanking and H-Blinking information.



Note: During Sleep In Mode with Tearing Effect Line On, Tearing Effect Output pin will be active Lofw.

Restriction

This command has no effect when Tearing Effect output is already ON.


Register Availability


Status	Availability
Normal Mode On, Idle Mode Off, Sleep Out	Yes
Normal Mode On, Idle Mode On, Sleep Out	Yes
Partial Mode On, Idle Mode Off, Sleep Out	Yes
Partial Mode On, Idle Mode On, Sleep Out	Yes
Sleep In	Yes

Default

Status	Default Value					
Power On Sequence	Tearing Effect off					
S/W Reset	Tearing Effect off					
H/W Reset	Tearing Effect off					

Flow Chart





10/28/2011 295 Version 0.8




NT35510

#### MADCTL: Memory Data Access Control (3600h)

Inst / Para	R/W	Add	Address Parameter									
		MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
MADCTL	Write	36h	3600h	00h	MY	MX	MV	ML	RGB	МН	RSMX	RSMY


NOTE: "-" Don't care This command defines read/write scanning direction of frame memory. This command makes no change on the other driver status. NAME **DESCRIPTION** Bit Row Address Order MY These 3 bits controls interface to memory write/read direction. MX Column Address Order The behavior on display after pattern changed. MV Row/Column Exchange TFT LCD Vertical refresh direction control. ML Vertical Refresh Order Immediately behavior on display. Color selector switch control "0" = RGB color sequence, "1" = BGR color sequence **RGB-BGR Order RGB** Immediately behavior on display TFT LCD Horizontal refresh direction control Horizontal Refresh MH Order Immediately behavior on display. Flips the display image left to right. **RSMX** Flip Horizontal Immediately behavior on display. Flips the display image top to down. **RSMY** Flip Vertical Immediately behavior on display. Description ML: Vertical Refresh Order Top-Left (0,0) Top-Left (0,0) Memory Display Send 1st ML = "0"Send 2nd Send 3rd Send Last Top-Left (0,0) Top-Left (0,0) Display Memory Send Last ML="1" Send 3rd Send 2nd Send 1st













NT35510

## IDMOFF: Idle Mode Off (3800h)

Inst / Para	R/W	Add	ress	Parameter								
		MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
IDMOFF	Write	38h	3800h	No Argument (0000h in MDDI I/F)								

IDMOFF	Write	38h	3800h	No Argument (0000h in MDDI I/F)								
NOTE: "-" Don't car					,							
Description	This o			to recover from Idle mode on splay panel can display maxin								
Restriction	This o	command	l has no	effect when module is already	y in Idle Off mode.							
Register Availability		Normal N Partial M	<i>l</i> lode On lode On, lode On,	Status , Idle Mode Off, Sleep Out , Idle Mode On, Sleep Out Idle Mode Off, Sleep Out Idle Mode On, Sleep Out Idle Mode On, Sleep Out Sleep In	Availability Yes Yes Yes Yes Yes Yes							
Default			1 (S	Status On Sequence W Reset	Default Value Idle Mode off Idle Mode off Idle Mode off							
				Idle On Mode	Legend  Command  Parameter							
Flow Chart				IDMOFF(38h)  Idle Off Mode	Action  Mode  Sequential transfer							

10/28/2011 299 Version 0.8



NT35510

### IDMON: Idle Mode On (3900h)

Inst / Para	R/W	Add	ress	Parameter								
		MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
IDMON	Write	39h	3900h	No Argument (0000h in MDDI I/F)								

NOTE: "-" Don't care

This command is used to enter into Idle mode on. In the idle on mode, color expression is reduced. The primary and the secondary colors using MSB of each R, G, and B in Frame Memory, 8 color depth data is displayed. Memory Display Description Memory Contents vs. Display Colors  $B_7B_6B_5B_4B_3B_2B_1B_0$  $R_7R_6R_5R_4R_3R_2R_1R_0$  $R_7G_6G_5G_4G_3G_2G_1G_0$ 0XXXXXXX 0XXXXXXX Black 0XXXXXXX 0XXXXXXX 1XXXXXXX Blue 0XXXXXXX 1XXXXXXX 0XXXXXXX Red 0XXXXXXX Magenta 1XXXXXXX 0XXXXXXX 1XXXXXXX 0XXXXXXX 1XXXXXXX Green 0XXXXXXX 0XXXXXXX Cyan 1XXXXXXX 1XXXXXXX Yellow 1XXXXXXX 1XXXXXXX 0XXXXXXX White 1XXXXXXX 1XXXXXXX 1XXXXXXX This command has no effect when module is already in Idle On mode Restriction Register

Register Availability

Status	Availability
Normal Mode On, Idle Mode Off, Sleep Out	Yes
Normal Mode On, Idle Mode On, Sleep Out	Yes
Partial Mode On, Idle Mode Off, Sleep Out	Yes
Partial Mode On, Idle Mode On, Sleep Out	Yes
Sleep In	Yes


Default

Status	Default Value
Power On Sequence	Idle Mode off
S/W Reset	Idle Mode off
H/W Reset	Idle Mode off

10/28/2011 300 Version 0.8







10/28/2011 301 Version 0.8



NT35510

### **COLMOD: Interface Pixel Format (3A00h)**

Inst / Para	R/W	Add	Address Parameter									
		MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
COLMOD	Write	3Ah	3A00h	00h	VIPF3	VIPF2	VIPF1	VIPF0	IFPF3	IFPF2	IFPF1	IFPF0

NOTE: "-" Don't care

			is used to define the format of RGE The formats are shown in the tabl	B picture data, which is to be transferred via the RGB or e:					
	В	Bit	NAME	DESCRIPTION					
Description	VIPF	[3:0]	Pixel Format for RGB Interface	"0101" = 16-bit/pixel "0110" = 18-bit/pixel "0111" = 24-bit/pixel The others = not defined					
	IFPF	[3:0]	Pixel Format for MCU Interface	"0101" = 16-bit/pixel "0110" = 18-bit/pixel "0111" = 24-bit/pixel The others = not defined					

Restriction There is no visible effect until the Frame Memory is written to.


Register
Availability


Status	Availability
Normal Mode On, Idle Mode Off, Sleep Out	Yes
Normal Mode On, Idle Mode On, Sleep Out	Yes
Partial Mode On, Idle Mode Off, Sleep Out	Yes
Partial Mode On, Idle Mode On, Sleep Out	Yes
Sleep In	Yes

Default

Status	Default Value
Power On Sequence	77h
S/W Reset	77h
H/M/ Reset	77h

Flow Chart





10/28/2011

Version 0.8

302



NT35510

# **RAMWRC: Memory Write Continue (3C00h)**

Inst / Para	R/W	Add	ress				Parame	ter				
		MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
RAMWRC				D[15:8]	D7	D6	D5	D4	D3	D2	D1	D0
	Write	3Ch	3C00h	D[15:8]	:	:	:	:	:	:	:	:
				D[15:8]	D7	D6	D5	D4	D3	D2	D1	D0

NOTE: "-" Don't car	e	
Description	This command is used to transfer data from continue memory write after "RAMWR Memory This command makes no change to the other When this command is accepted, the column/Start Row positions.  The Start Column/Start Row positions are described in the start Column/Start Row positions.	er driver status.  mn register and the row register are not reset to the Start  ifferent in accordance with MADCTL setting  I the column register and the row register incremented.
Restriction	There is no restriction on length of parameter	ers. No access in the frame memory in Sleep In mode
Register Availability Default	Status  Normal Mode On, Idle Mode Off, Slee Normal Mode On, Idle Mode On, Slee Partial Mode On, Idle Mode Off, Sleep Partial Mode On, Idle Mode On, Sleep Sleep In  Status Power On Sequence SW Reset H/W Reset	O Out Yes Yes
Flow Chart	RAMWRC(3Ch)  Image Data D1[23:0], D2[23:0],, Dn[23:0]  Any Command	Legend  Command  Parameter  Display  Action  Mode  Sequential transfer

10/28/2011 303 Version 0.8



NT35510

## **RAMRDC: Memory Read Continue (3E00h)**

Inst / Para R/M	DΛΛ	Address		Parameter								
	IX/VV	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
RAMRDC Read			3E00h	D[15:8]	D7	D6	D5	D4	D3	D2	D1	D0
	Read	ad 3Eh		D[15:8]	:	:	:	:	:	:	:	:
			D[15:8]	D7	D6	D5	D4	D3	D2	D1	D0	

٨	VIO	TF.	<i>""</i>	Don't	cara
1	vu	''	-	וווטכו	Care

NOTE: "-" Don't car	e
Description	This command is used to transfer data from frame memory to MPU interface, if there is wanted to continue memory write after "RAMRD Memory Read (2Eh)" command.  This command makes no change to the other driver status.  When this command is accepted, the column register and the row register are not reset to the Start Column/Start Row positions.  The Start Column/Start Row positions are different in accordance with MADCTR setting.  Then D[23:0] is read back from the frame memory and the column register and the row register incremented  Frame Read can be canceled by sending any other command.
Restriction	There is no restriction on length of parameters. No access in the frame memory in Sleep In mode
Register Availability Default	Status Availability  Normal Mode On, Idle Mode Off, Sleep Out Yes  Normal Mode On, Idle Mode On, Sleep Out Yes  Partial Mode On, Idle Mode Off, Sleep Out Yes  Partial Mode On, Idle Mode On, Sleep Out Yes  Sleep In Yes  Status Default Value  Power On Sequence Contents of memory is set randomly  S/W Reset Contents of memory is set randomly  H/W Reset Contents of memory is set randomly
Flow Chart	RAMRDC(3Eh)  Command  Parameter  D1[23:0], D2[23:0],, Dn[23:0]  Action  Mode  Sequential transfer

10/28/2011 304 Version 0.8



NT35510

### STESL: Set Tearing Effect Scan Line (4400h~4401h)

Inst / Para R/W	DAM	Add	ress				Parame	ter				
	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0	
STESL W	Write	44h	4400h	00h	N15	N14	N13	N12	N11	N10	N9	N8
	vville	440	4401h	00h	N7	N6	N5	N4	N3	N2	N1	N0

NO	TF·'	"-" [	Onit	care

This command turns on the display module's Tearing Effect output signal on the TE signal line when the display module reaches line N. The TE signal is not affected by changing MADCTL bit ML. The Tearing Effect Line On has one parameter, which describes the mode of the Tearing Effect Output Line mode. The Tearing Effect Output line consists of V-Blanking information only.

 $t_{\text{vdl}}$ 

Description

Vertival Time Scale

Note that STESL with N[15:0]="000h" is equivalent to TEON with M="0"

The Tearing Effect Output line shall be active low when the display module is in Sleep in mode. This command takes affect on the frame following the current frame. Therefore, if the TE output is already on, the TE output shall continue to operate as programmed by the previous "TEON (35h)" or

"STESL (44h) command" until the end of the frame.

When N[15:0] is greater than maximum scanning line like below, data of out of range will be ignored.

For CGM[7:0] = "70h" (480 x 864 resolution)

Parameter range  $0 \le N[15:0] \le 864 (0360h)$ 

For  $CGM[7:0] = "6Bh" (480 \times 854 resolution)$ 

Parameter range  $0 \le N[15:0] \le 854 (0356h)$ 

For CGM[7:0] = "50h" (480 x 800 resolution)

Parameter range  $0 \le N[15:0] \le 800 (0320h)$ 

For CGM[7:0] = "28h" (480 x 720 resolution)

Parameter range 0 \( \) N[15:0] \( \) 720 (02D0h)

For CGM[7:0] = "00h" (480 x 640 resolution) Parameter range  $0 \le N[15:0] \le 640 (0280h)$ 

Register Availability

Restriction

Status	Availability
Normal Mode On, Idle Mode Off, Sleep Out	Yes
Normal Mode On, Idle Mode On, Sleep Out	Yes
Partial Mode On, Idle Mode Off, Sleep Out	Yes
Partial Mode On, Idle Mode On, Sleep Out	Yes
Sleep In	Yes


Default

Status	Default Value
Power On Sequence	0000h
S/W Reset	0000h
H/W Reset	0000h

10/28/2011 305 Version 0.8









NT35510

## **GSL: Get Scan Line (4500h~4501h)**

Inst / Para R/M	DAM	Addı	ress				Parame	ter				
	IX/VV	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
GSL Re	Read	45h	4500h	00h	N15	N14	N13	N12	N11	N10	N9	N8
	Reau	4511	4501h	00h	N7	N6	N5	N4	N3	N2	N1	N0

NOTE: "-" Don't car	е
Description	This command returns the current scan line, N, used to update the display module. The total number of scan lines on display is defined as VSYNC + VBP + VADR + VFP. The first scan line is defined as the first line of V Sync and is denoted as Line 0.  When in Sleep in mode, the returned value is undefined.
Restriction	-
Register Availability	Status  Normal Mode On, Idle Mode Off, Sleep Out  Normal Mode On, Idle Mode On, Sleep Out  Partial Mode On, Idle Mode Off, Sleep Out  Partial Mode On, Idle Mode Off, Sleep Out  Yes  Partial Mode On, Idle Mode On, Sleep Out  Yes  Sleep In  Yes
Default	Status Default Value Power On Sequence XXXXh S/W Reset XXXXh H/W Reset XXXXh Legend
Flow Chart	GSL(45h)  Host  Command  Parameter  N[15:8]  Display  Action  Mode  Sequential transfer

10/28/2011 307 Version 0.8



NT35510

## **DPCKRGB: Display Clock in RGB Interface (4A00h)**

Inst / Para R/W	RΛΛ	Add	ress	Parameter								
	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0	
DPCKRGB	Write	Х	4A00h	00h	0	0	0	0	0	0	0	ICM

NOTE: "-" Don't car	е						
	This comm	and is used to select SRA	M data input path and displa	ay clock in RGB interface.			
	ICM	Data Wri	te to SRAM	SRAM Data Read to Display			
Description	ICIVI	SRAM Write Clock	SRAM Data Input Path	Internal Display Clock			
	0	PCLK	D[23:0]	VS, HS and PCLK			
	1	SCL	SDI	Internal Oscillator			
Restriction	-			11/11/12			
		Status		Availability	1		
	Norm	al Mode On, Idle Mode Of	f. Sleep Out	Yes	1		
Register		al Mode On, Idle Mode Or	4 IF W	Yes	1		
Availability		al Mode On, Idle Mode Off		Yes	1		
		al Mode On, Idle Mode On		Yes	1		
		Sleep In	1111/4111	Yes	1		
					_		
		Status Default Value					
Default 1	W //	Power On Sequence		ICM = "0"	1		
Default		S/W Reset	\\ n\\	ICM = "0"	1		
$M \cap n$	10.	H/W Reset		ICM = "0"	1		
	$\sim 11$			١			
11			Display Clock by	Legend			
	Dis	play Clock by PCLK	Internal Oscillator				
	V.		Internal Securator	Command			
		<u> </u>	<u> </u>				
	lr	DPCKRGB (4Ah)	DPCKRGB (4Ah)	/ Parameter /			
	_						
Flow Chart		<u> </u>	<b>*</b>	Display			
	/ F	Parameter ICM = 1	Parameter ICM = 0	Action			
				i <u> </u>			
		<u> </u>	<b>*</b>	Mode			
	l (	Display Clock by Internal Oscillator	(Display Clock by PCLK	Sequential			
		Internal Oscillator		transfer			
	I			=			

10/28/2011 308 Version 0.8



NT35510

## **DSTBON: Deep Standby Mode On (4F00h)**

Inst / Para	R/W	Add	ress	Parameter								
	IX/VV	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
DSTBON	Write	Х	4F00h	00h	0	0	0	0	0	0	0	DSTB

DSTBON	vvrite	X	4F00h	oon	Ü	U	Ü	U	Ü	U	U	DSTB
NOTE: "-" Don't care	е											
Description	DST Note 1. Be Us 2. It	B="1", ent s: efore settir ser can no can not ex	er deeping this continued the triple triple the triple the triple triple the triple tr	I to enter deep standle standby mode. command, enter Sleep- his register in Sleep- Standby Mode while by Mode, input low pro-	p In Mod Out and setting	de (1000 Display bit DSTI	-On mo	de. 1" to "0"	,	Oh) first		
Restriction	-								15	11 12	111	
Register Availability		Normal M	/lode On lode On	Status n, Idle Mode Off, Slee n, Idle Mode On, Slee , Idle Mode Off, Slee , Idle Mode On, Slee Sleep In	ep Out p Out			Av	railability Yes Yes Yes Yes Yes Yes			
Default			9	Status r On Sequence S/W Reset				DS DS	ault Valu TB = "0' TB = "0'	"		
Flow Chart			<u></u>	Sleep In and Display Off Mod DSTBM (4Fh)  Parameter DSTB  Deep Standby Mod	=1/	,		Com Para Dis Ac M Seq	egend  mmand  mmeter  splay  ction  ode  uential insfer	            		

10/28/2011 309 Version 0.8



NT35510

## WRPFD: Write Profile Value for Display (5000h~500Fh)

Inst / Para	R/W	Add	ress	Parameter									
IIISt / Fala	1 1/ 7 7	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0	
			5000h	00h	V017	V016	V015	V014	V013	V012	V011	V010	
			5001h	00h	V027	V026	V025	V024	V023	V022	V021	V020	
	Write	e 50h	5002h	00h	V037	V036	V035	V034	V033	V032	V031	V030	
WRPFD			:	00h	:	:	:	:	:	:	:	:	
				500Dh	00h	V147	V146	V145	V144	V143	V142	V141	V140
			500Eh	00h	V157	V156	V155	V154	V153	V152	V151	V150	
			500Fh	00h	V167	V166	V165	V164	V163	V162	V161	V160	

	300FII 00II V107	V100   V103   V104   V103   V102   V101   V100
NOTE: "-" Don't car	e	
Description	This command is used to define profile values for dis	splay.
Restriction	-	
	Status	Availability
<b>1</b> 5 · .	Normal Mode On, Idle Mode Off, Sleep Out	Yes
Register Availability	Normal Mode On, Idle Mode On, Sleep Out	Yes
Availability	Partial Mode On, Idle Mode Off, Sleep Out	Yes
	Partial Mode On, Idle Mode On, Sleep Out	Yes
	Sleep In	Yes
- 0		
	Status	Default Value
Default	Power On Sequence	FFh
	S/W Reset	FFh
11 0	H/W Reset	FFh
Flow Chart	WRPFD(50h)  1st Parameter V01[7:0] 2nd Parameter V02[7:0] : 16th Parameter V16[7:0]	Legend  Command  Parameter  Display  Action  Mode  Sequential transfer

10/28/2011 310 Version 0.8



NT35510

# WRDISBV: Write Display Brightness (5100h)

Inst / Para R/W		Address		Parameter								
inst/Para R	IX/VV	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
WRDISBV	Write	51h	5100h	00h	DBV7	DBV6	DBV5	DBV4	DBV3	DBV2	DBV1	DBV0

NOTE: "-" Don't care

This command i	is used to adjust brightness value.		
In principle relat	tionship is that 00h value means the lo	west brightness and FFh value means th	e highest
brightness.			
DBV[7:0]	Brightness (Ratio)	Brightness (%)	
		I	

Description

DBV[7:0]	Brightness (Ratio)	Brightness (%)
00h	0/256	0%
01h	2/256	0.78125%
:	:	
FEh	255/256	99.609375%
FFh	256/256	100%

The display supplier cannot use this command for tuning (e.g. factory tuning, etc.). Restriction


Register Availability

Status	Availability
Normal Mode On, Idle Mode Off, Sleep Out	Yes
Normal Mode On, Idle Mode On, Sleep Out	Yes
Partial Mode On, Idle Mode Off, Sleep Out	Yes
Partial Mode On, Idle Mode On, Sleep Out	Yes
Sleep In	Yes
oleep III	163

Default

Status	Default Value
Power On Sequence	00h
S/W Reset	00h
H/W Reset	00h

Flow Chart



Command Parameter Display Action Mode Sequential transfer

10/28/2011 311 Version 0.8



NT35510

## RDDISBV: Read Display Brightness (5200h)

Inst / Para	R/W	Address		Parameter								
IIISt / Fala	IX/VV	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
RDDISBV	Read	52h	5200h	00h	DBV7	DBV6	DBV5	DBV4	DBV3	DBV2	DBV1	DBV0
NOTE: " " Don't core												

RDDISBV	Read	52h	5200h	00h	DBV7	DBV6	DBV5	DBV4	DBV3	DBV2	DBV1	DBV0
NOTE: "-" Don't car	e e											
Description		nciple rel		brightness value. is that 00h value m	eans the	e lowest	brightne	ess and	FFh va	lue mea	ns the	highest
Restriction	-											
Register Availability		Normal I Partial N	Mode On Mode On, Mode On,	Status , Idle Mode Off, Slee , Idle Mode On, Slee Idle Mode Off, Slee Idle Mode On, Slee Sleep In	p Out p Out			Av	ailability Yes Yes Yes Yes Yes			<b>N</b>
Default			V 9	Status On Sequence W Reset				Defa	ooh 00h 00h 00h	ue		
Flow Chart	() II			RDDISBV(52h)  Send Parameter DBV[7:0]	 7		Host Driver	Cor	egend mmand rameter	<b>二!</b>		
								Se	Mode quentia ansfer_	>		



NT35510

#### WRCTRLD: Write CTRL Display (5300h)

Inst / Para R/W	DAM	Add	ress	Parameter								
	IX/VV	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
WRCTRLD	Write	53h	5300h	00h	0	0	BCTRL	Α	DD	BL	DB	G

NOTE: "-" Don't care

This command is used to control ambient light, brightness and gamma setting.

BCTRL: Brightness Control Block On/Off

The BCTRL bit is always used to switch brightness for display with dimming effect (according to DD bit).

3							
BCTRL	DESCRIPTION	LEDPWM Pin					
0	Off,	LEDPWPOL="0": keep low (0%, high level is duty)					
	DBV[7:0] are 00h.	LEDPWPOL="1": keep high (0%, low level is duty)					
1	On,	LEDPWPOL="0": PWM output (high level is duty)					
	DBV[7:0] are active	LEDPWPOL="1": PWM output (low level is duty)					

#### A: LABC Block On/Off

The BCTRL bit is used to control LABC block.

Α	DESCRIPTION	PWM duty for LEDPWM Pin
0	Off	By DBV[7:0] of command "WRDISBV (5100h)"
1	On	By LABC block

#### DD: Display Dimming Control On/Off

DD	DESCRIPTION
0	Display dimming is off
	Display dimming is on

BL: Backlight Control On/Off without Dimming Effect

When BL bit change from "On" to "Off", display brightness is turned off without gradual dimming, even if

ik	mming	on	(DD="1")	is se	lected.
١	-				CODIDE



J BL	DESCRIPTION	LEDON Pin
0.0	Off	LEDONPOL="0": output low (for high active)
$U_0$	Oil	LEDONPOL="1": output high (for low active)
		LEDONPOL="0": output high (for high active)
	On	LEDONPOL="1": output low (for low active)

DB: Display Brightness Manual/Automatic

DB	DESCRIPTION
0	Manual, the user has to use this setting for manual adjustment of the brightness to have an effect.
1	Automatic, information about the used brightness is included in the active profile.

Note: All read and write commands are valid, but there is no effect (except registers can be changed) when write commands are used.

#### G: Gamma Curve Manual/Automatic

G	DESCRIPTION		
0	Manual, by GAMSET-command		
1	Automatic, information about the used gamma is included in the active profile.		

The dimming function is adapted to the brightness registers for display when bit BCTRL is changed at DD="1", e.g. BCTRL:  $0\rightarrow1$  or  $1\rightarrow0$ .

When the ambient light sensing off-mode (A="0"), display brightness and gamma setting should be manual setting (DB="0" and G="0"). Setting values are the last one written with "Write Display Brightness (5100h)" command and GAMSET-command or the default one.

When the ambient light control on, light sensor control block is always working, even if backlight off (BL="0") and display brightness manual (DB="0") are selected.

10/28/2011 313 Version 0.8



NT35510

Restriction	-	
Register Availability	Status  Normal Mode On, Idle Mode Off, Sleep Out  Normal Mode On, Idle Mode On, Sleep Out  Partial Mode On, Idle Mode Off, Sleep Out  Partial Mode On, Idle Mode On, Sleep Out  Sleep In	Availability Yes Yes Yes Yes Yes Yes Yes Yes
Default	Status Power On Sequence S/W Reset H/W Reset	Default Value 00h 00h 00h
Flow Chart	Parameter: BCTRL, A, DD, BL, DB  New Control Value Loaded	Legend  Command  Parameter  Display  Action  Mode  Sequential  transfer



NT35510

#### RDCTRLD: Read CTRL Display Value (5400h)

Inst / Para	R/W	Address		Parameter								
	IK/VV	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
RDCTRLD	Read	54h	5400h	00h	0	0	BCTRL	Α	DD	BL	DB	G

NOTE: "-" Don't care

This command returns ambient light, brightness control and gamma setting value.

BCTRL: Brightness Control Block On/Off

The BCTRL bit is always used to switch brightness for display with dimming effect (according to DD bit).

BCTRL	DESCRIPTION	LEDPWM Pin
	Off,	LEDPWPOL="0": PWM keep low (for high active)
0	DBV[7:0] are 00h.	LEDPWPOL="1": PWM keep high (for low active)
4	On,	LEDPWPOL="0": PWM output (high level is duty)
1	DBV[7:0] are active	LEDPWPOL="1": PWM output (low level is duty)

#### A: LABC Block On/Off

The BCTRL bit is used to control LABC block.

Α	DESCRIPTION	PWM duty for LEDPWM Pin
0	Off	By DBV[7:0] of command "WRDISBV (5100h)"
1	On	By LABC block

#### DD: Display Dimming Control On/Off

DD	DESCRIPTION
0	Display dimming is off
12/	Display dimming is on

BL: Backlight Control On/Off without Dimming Effect

When BL bit change from "On" to "Off", display brightness is turned off without gradual dimming, even if dimming on (DD="1") is selected.

imming on (DD="1") is selected.



BL	DESCRIPTION	LEDON Pin
0.0	Off	LEDONPOL="0": PWM keep low (for high active)
$\mathcal{L}_0$	Oil	LEDPWPOL="1": PWM keep high (for low active)
MM		LEDPWPOL="0": PWM output (high level is duty)
1 1/1	On-	LEDPWPOL="1": PWM output (low level is duty)

DB: Display Brightness Manual/Automatic

D	В	DESCRIPTION
(	)	Manual, the user has to use this setting for manual adjustment of the brightness to have an effect.
,	1	Automatic, information about the used brightness is included in the active profile.

Note: All read and write commands are valid, but there is no effect (except registers can be changed) when write commands are used.

### G: Gamma Curve Manual/Automatic

G	DESCRIPTION
0	Manual, by GAMSET-command
1	Automatic, information about the used gamma is included in the active profile.

The dimming function is adapted to the brightness registers for display when bit BCTRL is changed at DD="1", e.g. BCTRL:  $0\rightarrow1$  or  $1\rightarrow0$ .

When the ambient light sensing off-mode (A="0"), display brightness and gamma setting should be manual setting (DB="0" and G="0"). Setting values are the last one written with "Write Display Brightness (5100h)" command and GAMSET-command or the default one.

When the ambient light control on, light sensor control block is always working, even if backlight off (BL="0") and display brightness manual (DB="0") are selected.

10/28/2011 315 Version 0.8

NT35510

Restriction	-					
	Status	Availability				
	Normal Mode On, Idle Mode Off, Sleep Out	Yes				
Register	Normal Mode On, Idle Mode On, Sleep Out	Yes				
Availability	Partial Mode On, Idle Mode Off, Sleep Out	Yes				
	Partial Mode On, Idle Mode On, Sleep Out	Yes				
	Sleep In	Yes				
	Status	Default Value				
Default	Power On Sequence	(00h)				
Deladit	S/W Reset	00h				
	H/W Reset	OOh				
Flow Chart	Send Parameter BCTRL, A, DD, BL, DB	Legend  Driver Parameter  Display  Action  Mode  Sequential transfer				



NT35510

## WRCABC: Write Content Adaptive Brightness Control (5500h)

Inst / Para R	R/W	Add	ress	Parameter								
IIISt / Fala	IX/VV	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
WRCABC	Write	55h	5500h	00h	0	0	0	0	0	0	C1	C0

WRCABC	Write	55h	5500h	00h	0	0	0	0	0	0	C1	C0
NOTE: "-" Don't care	е											_
	This command is used to set parameters for image content based adaptive brightness contro functionality. There is possible to use 4 different modes for content adaptive image functionality, which are defined on a table below.											
	С	- 1	C0		nction							
Description	0 0			Off								
	0 1			User Interface Imag				. \\				
	1		0	Still Picture Image					1			
	1		1	Moving Picture Ima	age (Mo	ving-Mo	de)	10	11	\\	111-	
Restriction	This re	egister	is synchro	nized with V-sync by	/ interna	l circuit.				/ An		
						2015	1111		<i>a</i> .			
				Status	ns		\	Av	ailability	4		
	1	Normal	Mode On,	Idle Mode Off, Slee	p Out	7 11			Yes			
Register	1	Normal	Mode On,	Idle Mode On, Slee	p Out			n	Yes			
Availability		Partial	Mode On,	Idle Mode Off, Sleep	Out		$\mathbb{I}_{\mathbb{C}}$	111/2	Yes			
		Partial Mode On, Idle Mode On, Sleep Out Yes										
		115		Sleep In	$\alpha$				Yes			
1	M	<del>// /</del>	T A W		<del>/// /</del>							
		-H			п\\-	1			14.3.4.1			
$M(I) \cap I$	Status Power On Sequence						Defa	ult Valu	ie			
Default	} —	S/W Reset						00h 00h				
		H/W Reset						00h				
II .	I NAA VESEL								0011			
		$U \nearrow$						,				
		U		_				İ	Leger	nd ¦		
				1172120121					Ū	i		
				WRCABC(55h)				<u> </u>				
				₩				$+$ L $^{\circ}$	comma	na ¦		
				•	7			!/F	arame	ter 7		
			/ P	arameter: C[1:0]				<u> </u>				
Flow Chart					/			$\perp$	Displa	<u>v</u>		
Flow Chart				₩					•			
				New Adaptive				$\prec$	Action	$\supset$		
				Image Mode	>			$\vdash$	Mode	<u> </u>		
								i C	Widao	$\mathcal{L}_{i}$		
									Sequen			
								1	transfe	er		
								<u>i</u>				
1	1											

10/28/2011 317 Version 0.8



NT35510

### RDCABC: Read Content Adaptive Brightness Control (5600h)

Inst / Para	R/W	Address		Parameter								
IIISt / Fala	IX/VV	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
RDCABC	Read	56h	5600h	00h	0	0	0	0	0	0	C1	C0

NOTE: "-" Don't care

This comm	nand is use	d to read	the settings	for image	content	based	adaptive	brightness	control	
functionality. There is possible to use 4 different modes for content adaptive image functionality, which										
are defined	on a table b	oelow.								
C1	C0		Functio	n						

	C1	C0	Function		
Description	0	0 0 Off			
	0	1	User Interface Image (UI-Mode)		
	1 0 Still Picture Image (Still-Mode)		Still Picture Image (Still-Mode)		
1 1 Moving Picture Ima		Moving Picture Image (Moving-Mode)			

Restriction

Register Availability

Status
Normal Mode On, Idle Mode Off, Sleep Out Yes
Normal Mode On, Idle Mode On, Sleep Out Yes
Partial Mode On, Idle Mode Off, Sleep Out Yes
Partial Mode On, Idle Mode On, Sleep Out Yes
Sleep In Yes

Flow Chart

RDCABC(56h)

Host
Command
Parameter
C[1:0]

Driver
Parameter
Display
Action
Mode
Sequential
transfer

10/28/2011 318 Version 0.8



NT35510


# WRHYSTE: Write Hysteresis (5700h~573Fh)

Inst / Para R/W		Add	ress				Parame	ter				
IIISt / Fala	IX/VV	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
			5700h	00h	10115	I0114	10113	10112	10111	10110	l019	1018
			5701h	00h	1017	I016	1015	1014	1013	1012	l011	1010
			5702h	00h	10215	10214	10213	10212	10211	10210	1029	1028
			5703h	00h	1027	1026	1025	1024	1023	1022	1021	1020
			:	00h	In15	ln14	In13	ln12	ln11	In10	In9	In8
			:	00h	In7	In6	In5	In4	In3	ln2	ln1	In0
			571Ch	00h	11515	l1514	l1513	11512	l1511	11510	1159	l158
	Write		571Dh	00h	l157	I156	I155	l154	1153	1152	1151	<b>J</b> 150
		57h	571Eh	00h	l1615	l1614	l1613	J1612	11611	11610	I169	l168
WRHYSTE			571Fh	00h	l167	I166	I165	I164	<b>I</b> 163	l162	l161	I160
WKHISIE			5720h	00h	D0115	D0114	D0113	D0112	D0111	D0110	D019	D018
			5721h	00h	D017	D016	D015	D014	D013	D012	D011	D010
			5722h	00h	D0215	D0214	D0213	D0212	D0211	D0210	D029	D028
			5723h	00h	D027	D026	D025	D024	D023	D022	D021	D020
			n 1	00h	Dn15	Dn14	Dn13	Dn12	Dn11	Dn10	Dn9	Dn8
		75	, W.	00h	Dn7	Dn6	Dn5	Dn4	Dn3	Dn2	Dn1	Dn0
		11 1/2	573Ch	00h	D1515	D1514	D1513	D1512	D1511	D1510	D159	D158
			573Dh	00h	D157	D156	D155	D154	D153	D152	D151	D010
		711.	573Eh	00h	D1615	D1614	D1613	D1612	D1611	D1610	D169	D168
// (( ))// <i>/</i>			573Fh	00h	D167	D166	D165	D164	D163	D162	D161	D160
NOTE: "-" Don't care	е	n										

Description	This command is used to define Hysteresis filter function. In[15:0] defines increment values and Dn[15:0] defines decrement values. Don't care about the parameter values after "65535 (FFFFh)". I16[15:0] bits and D16[15:0] bits are always set to "65535 (FFFFh)" internally, if I15[15:0] bits and D15[15:0] bit are still valid and less than "65535 (FFFFh)".								
Restriction	-								
Register Availability	Status  Normal Mode On, Idle Mode Off, Sleep Out  Normal Mode On, Idle Mode On, Sleep Out  Partial Mode On, Idle Mode Off, Sleep Out  Partial Mode On, Idle Mode On, Sleep Out  Sleep In	Availability Yes Yes Yes Yes Yes Yes Yes							
Default	Status Power On Sequence S/W Reset H/W Reset	Default Value FFh FFh FFh							

10/28/2011 319 Version 0.8







NT35510

## WRGAMMSET: Write Gamma Setting (5800h~5807h)


Inst / Para	R/W	Address		Parameter								
IIISt / Fala	IX/VV	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
			5800h	00h	G023	G022	G021	G020	G013	G012	G011	G010
			5801h	00h	G043	G042	G041	G040	G033	G032	G031	G030
			5802h	00h	G063	G062	G061	G060	G053	G052	G051	G050
WRGAMMSET	Write	58h	5803h	00h	G083	G082	G081	G080	G073	G072	G071	G070
WRGAWWSET	vviite	3611	5804h	00h	G103	G102	G101	G100	G093	G092	G091	G090
			5805h	00h	G123	G122	G121	G120	G113	G112	G111	G110
			5806h	00h	G143	G142	G141	G140	G133	G132	G131	G130
			5807h	00h	G163	G162	G161	G160	G153	G152	G151	<b>G</b> 150

NOTE: "-" Don't care	9				77
	This command is used Gamma value is defined	•	•		
	Gn[3:0]	Parameter		Curve Selected	
Description	01h	GC0	G	amma Curve 1 (G=2.2)	
Boompaon	02h	GC1		Reserved	
	04h	GC2	90	Reserved	
	08h	GC3		Reserved	
Restriction	- 60 10	<u> </u>			
Register Availability	Normal Mode On, Partial Mode On, Partial Mode On,	Status  Idle Mode Off, Sleep Oldle Mode Off, Sleep Oldle Mode Off, Sleep Oldle Mode On, Sleep	Out Out	Availability Yes Yes Yes Yes Yes Yes Yes	
Default	S	Status On Sequence W Reset W Reset		Default Value 01h 01h 01h	

10/28/2011 321 Version 0.8







10/28/2011 322 Version 0.8



NT35510

### RDFSVM: Read FS Value MSBs (5A00h)

Inst / Para	R/W	Add	ress	Parameter								
IIISt / Pala	IX/VV	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
RDFSVM	Read	5Ah	5A00h	00h	FSV15	FSV14	FSV13	FSV12	FSV11	FSV10	FSV9	FSV8

NOTE: "-" Don't care

This command returns MSBs (FSV[15:8]) of the "Front Side Ambient Light Sensor Value" after the flicker has been removed from ambient light reading.

Another command for LSBs (FSV[7:0]). See the command "Read FS Value LSBs (5B00h)".

When using read LSBs/MSBs command, corresponding MSBs/LSBs should be locked so that they refer to the same value when LSBs/MSBs are read. After reading both values, registers for MSBs and LSBs should be released. And that if e.g. LSBs are read and there is no MSBs read command, the next LSBs read will also update MSBs. If MSBs are read at first, the next MSBs read will update LSBs.

If any other commands are received between LSBs read command and MSBs read command, the registers for MSBs and LSBs should be released.

FSV[15:8] should be 00h when bit 'A' of the "Write CTRL Display (5300h)" command is "0".

Note: Although FSV[15:0] is 16-bit length register, the valid value range is  $0 \sim 65535$  (0000h  $\sim$  FFFFh), In other words, user don't care about the parameter values over than "65535 (FFFFh)".

Restriction


Description

	Status	Availability
	Normal Mode On, Idle Mode Off, Sleep Out	Yes
Register	Normal Mode On, Idle Mode On, Sleep Out	Yes
Availability	Partial Mode On, Idle Mode Off, Sleep Out	Yes
	Partial Mode On, Idle Mode On, Sleep Out	Yes
	Sleep In	Yes

Default

Status	Default Value
Power On Sequence	00h
S/W Reset	00h
H/W Reset	00h

Flow Chart



10/28/2011 323 Version 0.8



NT35510

### RDFSVL: Read FS Value LSBs (5B00h)

Inst / Para R/W		Address		Parameter								
IIISt / Pala	Inst / Para R/W MIPI Others D[1:					D6	D5	D4	D3	D2	D1	D0
RDFSVL	Read	5Bh	5B00h	00h	FSV7	FSV6	FSV5	FSV4	FSV3	FSV2	FSV1	FSV0

NOTE: "-" Don't care

This command returns LSBs (FSV[7:0]) of the "Front Side Ambient Light Sensor Value" after the flicker
has been removed from ambient light reading.
Another command for MSBs (FSV[15:8]). See the command "Read FS Value MSBs (5A00h)".
When using read LSBs/MSBs command, corresponding MSBs/LSBs should be locked so that they refer

to the same value when LSBs/MSBs are read. After reading both values, registers for MSBs and LSBs should be released. And that if e.g. LSBs are read and there is no MSBs read command, the next LSBs read will also update MSBs. If MSBs are read at first, the next MSBs read will update LSBs.

If any other commands are received between LSBs read command and MSBs read command, the registers for MSBs and LSBs should be released.

FSV[7:0] should be 00h when bit 'A' of the "Write CTRL Display (5300h)" command is "0".

Note: Although FSV[15:0] is 16-bit length register, the valid value range is 0 ~ 65535 (0000h ~ FFFFh), In other words, user don't care about the parameter values over than "65535 (FFFFh)".

Restriction

Description

		Status	Availability
		Normal Mode On, Idle Mode Off, Sleep Out	Yes
Register		Normal Mode On, Idle Mode On, Sleep Out	Yes
Availability	R	Partial Mode On, Idle Mode Off, Sleep Out	Yes
n _ n _		Partial Mode On, Idle Mode On, Sleep Out	Yes
		Steep In	Yes

Status **Default Value** Power On Sequence 00h Default S/W Reset 00h H/W Reset 00h

Legend RDFSVL(5Bh) Command Host Driver Parameter Send Parameter FSV[7:0] Display Flow Chart Action Mode Sequential transfer

10/28/2011 324 Version 0.8



NT35510

#### RDMFFSVM: Read Median Filter FS Value MSBs (5C00h)

Inst / Para R/V	D AA/	Address		Parameter								
	17/ / /	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
RDMFFSVM R	Read	5Ch	5C00h	00h	FFSV15	FFSV14	FFSV13	FFSV12	FFSV11	FFSV10	FFSV9	FFSV8

NOTE: "-" Don't care

This command returns MSBs (FFSV[15:8]) of the "Front Side Ambient Light Sensor Value" after the median filter.

Another command for LSBs (FFSV[7:0]). See the command "Read Median Filter FS Value LSBs (5D00h)".

Description

When using read LSBs/MSBs command, corresponding MSBs/LSBs should be locked so that they refer to the same value when LSBs/MSBs are read. After reading both values, registers for MSBs and LSBs should be released. And that if e.g. LSBs are read and there is no MSBs read command, the next LSBs read will also update MSBs. If MSBs are read at first, the next MSBs read will update LSBs.

If any other commands are received between LSBs read command and MSBs read command, the registers for MSBs and LSBs should be released.

FFSV[15:8] should be 00h when bit 'A' of the "Write CTRL Display (5300h)" command is "0".

Note: Although FFSV[15:0] is 16-bit length register, the valid value range is 0 ~ 65535 (0000h ~ FFFFh), In other words, user don't care about the parameter values over than "65535 (FFFFh)".

Restriction


Register Availability

Status	Availability
Normal Mode On, Idle Mode Off, Sleep Out	Yes
Normal Mode On, Idle Mode On, Sleep Out	Yes
Partial Mode On, Idle Mode Off, Sleep Out	Yes
Partial Mode On, Idle Mode On, Sleep Out	Yes
Sleep In	Yes

Default

Status	Default Value				
Power On Sequence	00h				
S/W Reset	00h				
H/W Reset	00h				

Flow Chart



10/28/2011 325 Version 0.8



NT35510

#### RDMFFSVL: Read Median Filter FS Value LSBs (5D00h)

Inct / Dara	Inst / Para R/W	Address		Parameter									
IIISt / Fala		MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0	
RDMFFSVL	Read	5Dh	5D00h	00h	FFSV7	FFSV6	FFSV5	FFSV4	FFSV3	FFSV2	FFSV1	FFSV0	
VOTE: " " Don't core													

NOTE: "-" Don't care

This command returns LSBs (FDSV[7:0]) of the "Front Side Ambient Light Sensor Value" after the median filter.

Another command for MSBs (FFSV[15:8]). See the command "Read Median Filter FS Value MSBs (5C00h)".

Description

When using read LSBs/MSBs command, corresponding MSBs/LSBs should be locked so that they refer to the same value when LSBs/MSBs are read. After reading both values, registers for MSBs and LSBs should be released. And that if e.g. LSBs are read and there is no MSBs read command, the next LSBs read will also update MSBs. If MSBs are read at first, the next MSBs read will update LSBs.

If any other commands are received between LSBs read command and MSBs read command, the registers for MSBs and LSBs should be released.

FFSV[7:0] should be 00h when bit 'A' of the "Write CTRL Display (5300h)" command is "0".

Note: Although FSV[15:0] is 16-bit length register, the valid value range is  $0 \sim 65535$  (0000h  $\sim$  FFFFh), In other words, user don't care about the parameter values over than "65535 (FFFFh)".

Restriction


Register Availability

Status	Availability
Normal Mode On, Idle Mode Off, Sleep Out	Yes
Normal Mode On, Idle Mode On, Sleep Out	Yes
Partial Mode On, Idle Mode Off, Sleep Out	Yes
Partial Mode On, Idle Mode On, Sleep Out	Yes
Sleep In	Yes

Default

Status	Default Value			
Power On Sequence	00h			
S/W Reset	00h			
H/W Reset	00h			

Flow Chart



10/28/2011 326 Version 0.8



NT35510

# WRCABCMB: Write CABC minimum brightness (5E00h)

Inst / Para	DAM	R/W Address		Parameter								
inst/Para R/W		MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
WRCABCMB	Write	5Eh	5E00h	00h	CMB7	CMB6	CMB5	CMB4	CMB3	CMB2	CMB1	CMB0

WRCABCMB	Write	5Eh	5E00h	00h	CMB7	CMB6	CMB5	CMB4	CMB3	CMB2	CMB1	CMB0
NOTE: "-" Don't car	e											
Description	In prir	nciple re	lationship	to set the minimur is that 00h value for CABC.	-							means
Restriction	-											
Register Availability		Normal Partial N	Mode On Mode On, Mode On,	Status , Idle Mode Off, Slo , Idle Mode On, Slo Idle Mode Off, Slo Idle Mode On, Slo Sleep In	eep Out	_		A	vailabilit Yes Yes Yes Yes Yes	yn A		
Default			9	Status On Sequence W Reset				De	fault Val 00h 00h 00h	ue		
			<u> </u>	/RCABCMB(5Eh	_ 			_	Lege	and I		
Flow Chart			\rac{1}{2}	New Display uminance Value Loaded	>				Action Mode Sequer transf	n e		



NT35510

#### RDCABCMB: Read CABC minimum brightness (5F00h)

Inst / Para R/W	DAM	Address		Parameter								
	IX/VV	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
RDCABCMB	Read	5Fh	5F00h	00h	CMB7	CMB6	CMB5	CMB4	CMB3	CMB2	CMB1	CMB0

NOTE: "-" Don't care

This command return the minimum brightness value of CABC function
In principle relationship is that 00h value means the lowest brightness for CABC and FFh value means the highest brightness for CABC.

CMB[7:0] is minimum brightness for CABC specified with "WRCABCMB Write CABC minimum brightness (5Eh)" command.

Restriction

-

	Status Availability
Register	Normal Mode On, Idle Mode Off, Sleep Out
	Normal Mode On, Idle Mode On, Sleep Out Yes
Availability	Partial Mode On, Idle Mode Off, Sleep Out
	Partial Mode On, Idle Mode On, Sleep Out Yes
	Sleep In Yes

Default Value

Power On Sequence

O0h

S/W Reset

O0h

H/W Reset

O0h

RDCABCMB(5Fh)

Host
Command
Driver
Parameter
CMB[7:0]

Display

Action

Mode
Sequential
transfer

10/28/2011 328 Version 0.8



NT35510

## WRLSCC: Write Light Sensor Compensation Coefficient Value (6500h~6501h)

Inst / Para	R/W	Address		Parameter								
IIISt / Fala	IX/VV	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
WPLSCC	WRLSCC Write		6500h	00h	CC15	CC14	CC13	CC12	CC11	CC10	CC9	CC8
VVKLSCC			6501h	00h	CC7	CC6	CC5	CC4	CC3	CC2	CC1	CC0

	6501h 00h CC7 CC6	6 CC5 CC4 CC3 CC2 CC1 CC0
NOTE: "-" Don't car	re	
Description	This command is used to send the compensation coeffici Default value for compensation coefficient is 1.0 (1000 00	
Restriction	The display supplier cannot use this command for tuning	(e.g. factory tuning, etc.).
Register Availability	Status  Normal Mode On, Idle Mode Off, Sleep Out  Normal Mode On, Idle Mode On, Sleep Out  Partial Mode On, Idle Mode Off, Sleep Out  Partial Mode On, Idle Mode On, Sleep Out  Sleep In	Availability Yes Yes Yes Yes Yes Yes Yes Yes
Default	Status Power On Sequence S/W Reset H/W Reset	Default Value 8000h 8000h 8000h
	WRLSCC(65h)  1st Parameter CC[15:8]	Legend Command Parameter
Flow Chart	2 <sup>nd</sup> Parameter CC[7:0]  New CC Value Loaded	Action  Mode  Sequential transfer


10/28/2011 329 Version 0.8



NT35510

## RDLSCCM: Read Light Sensor Compensation Coefficient Value MSBs (6600h)

Inst / Para	R/W	Address		Address Parameter										
Inst / Para	IX/VV	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0		
RDLSCCM	Write	66h	6600h	00h	CC15	CC14	CC13	CC12	CC11	CC10	CC9	CC8		



10/28/2011 330 Version 0.8



NT35510

#### RDLSCCL: Read Light Sensor Compensation Coefficient Value LSBs (6700h)

Inst / Para	R/W	Add	ress		Parameter									
IIISt / Pala	IX/VV	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0		
RDLSCCL	Write	67h	6700h	00h	CC7	CC6	CC5	CC4	CC3	CC2	CC1	CC0		

NOTE: "-" Don't care

This command returns LSBs of the compensation coefficient value (CC[7:0]) which is stored by "Write Light Sensor Compensation Coefficient Value (6501h)" command.

It can read MSBs/LSBs of "Light Sensor Compensation Coefficient value" with any order.

Default value for compensation coefficient is 1.0 (1000 0000 0000 0000 in binary). MSBs are "0000 000".

Restriction The display supplier cannot use this command for tuning (e.g. factory tuning, etc.).

Register
Availability

Normal Mode On, Idle Mode Off, Sleep Out

Normal Mode On, Idle Mode On, Sleep Out

Partial Mode On, Idle Mode Off, Sleep Out

Partial Mode On, Idle Mode Off, Sleep Out


Partial Mode On, Idle Mode On, Sleep Out

Yes

Sleep In

Yes

Default Status Default Value
Power On Sequence 00h
S/W Reset 00h
H/W Reset 00h



10/28/2011 331 Version 0.8



NT35510

## RDBWLB: Read Black/White Low Bits (7000h)

Black: Bkx and Bky

White: Wx and Wy

Inst / Para	R/W	Add	ress	Parameter										
IIISt / Pala	IX/VV	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0		
RDBWLB	Read	70h	7000h	00h	Bkx1	Bkx0	Bky1	Bky0	Wx1	Wx0	Wy1	Wy0		

This command returns the lowest bits of black and white color characteristic.

## NOTE: "-" Don't care

Description

Default

		,	
Restriction	-		
			n
		Status	Availability
		Normal Mode On, Idle Mode Off, Sleep Out	Yes
Register		Normal Mode On, Idle Mode On, Sleep Out	Yes
Availability		Partial Mode On, Idle Mode Off, Sleep Out	Yes
		Partial Mode On, Idle Mode On, Sleep Out	Yes

Sleep In

 Default Value


 Status
 After MTP
 Before MTP

 Power On Sequence
 MTP Value
 00h

 S/W Reset
 MTP Value
 00h

 H/W Reset
 MTP Value
 00h

Yes



10/28/2011 332 Version 0.8



NT35510

RDBkx: Read Bkx (7100h)

Inst / Para	R/W	Address		Parameter										
IIISt / Fala	IX/VV	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0		
RDBkx	Read	71h	7100h	00h	Bkx9	Bkx8	Bkx7	Bkx6	Bkx5	Bkx4	Bkx3	Bkx2		

KDDKX	170	au / II	1 1001		001	ı	DKY9	סגאם	DKAI	DKXU	DKAS	DKA4	DKXO	DKAZ
NOTE: "-" Don't car	re													
Description	Thi	is comma	and return	ns the	Bkx bit	(Bkx[9:2	]) of blac	k color	characte	eristic.				
Restriction	-													
				Sta	atus					Av	ailabilit	y		
		Norma	al Mode C	On, Idl	le Mode	Off, Slee	ep Out				Yes		Π	
Register		Norma	al Mode C	On, Idl	le Mode	On, Slee	ep Out				Yes	$n \in \mathbb{N}$		
Availability		Partia	l Mode O	n, Idle	e Mode (	Off, Slee	p Out				Yes	<u> </u>	7/11/	1
		Partia	l Mode O	n, Idle	e Mode (	On, Slee	p Out			200	Yes		- Dr	
				Sle	ep In						Yes	1 00		
								71 17 c			<u>U</u>			
	۱ ,						ns		\			4		
				Sta	atus /		111/2			Defa	ault Val	ue		
							1/4/1		After M			Before	∍ MTP	
Default			Pow		Sequer	nce	11 -		MTP Va	- 11 11			Oh	
	<b> </b>				Reset				MTP Va		7	00		
	_L	601	W	H/W	Reset		n	$( \ \ )$	MTP Va	alue		00	)h	
1		<u> </u>	المسكا				2// ,							
		M		RI	DBkx(7°	1h)			Host Driver		Legen	nd		
Flow Chart		V			d Paran Bkx[9:2		/				Display Action Mode			
											equent			

10/28/2011 333 Version 0.8



NT35510

# RDBky: Read Bky (7200h)

Inst / Para	R/W	Add	ress	Parameter										
IIISt / Fala	IX/VV	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0		
RDBky	Read	72h	7200h	00h	Bky9	Bky8	Bky7	Bky6	Bky5	Bky4	Bky3	Bky2		

RDBky	Read   72h   7200h   00h   Bky9   Bky8   Bky7   Bky6   Bky5   Bky4   Bky3   Bky2
NOTE: "-" Don't care	re
Description	This command returns the Bky bit (Bky[9:2]) of black color characteristic.
Restriction	-
Register Availability	Status Availability  Normal Mode On, Idle Mode Off, Sleep Out Yes  Normal Mode On, Idle Mode On, Sleep Out Yes  Partial Mode On, Idle Mode Off, Sleep Out Yes  Partial Mode On, Idle Mode On, Sleep Out Yes  Sleep In Yes
Default  Flow Chart	Status  After MTR Before MTP  Power On Sequence MTP Value 00h S/W Reset MTP Value 00h H/W Reset MTP Value 00h  Legend  Command Driver Parameter Bky[9:2]  Display Action Mode Sequential transfer

10/28/2011 334 Version 0.8



NT35510

RDWx: Read Wx (7300h)

Inst / Para	R/W	, Address		Address Parameter											
IIISt / Pala	IX/VV	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0			
RDWx	Read	73h	7300h	00h	Wx9	Wx8	Wx7	Wx6	Wx5	Wx4	Wx3	Wx2			

RDWx	Read	73h	7300h	00h	Wx9	Wx8	Wx7	Wx6	Wx5	Wx4	Wx3	Wx2	
NOTE: "-" Don't car	e												
Description	This	command	d returns	the Wx bit (Wx[9:2])	of white	color c	haracte	ristic.					
Restriction	-												
Register Availability		Normal I Partial I	Mode On Mode On, Mode On,	Status , Idle Mode Off, Slee , Idle Mode On, Slee , Idle Mode Off, Slee , Idle Mode On, Slee Sleep In	ep Out ep Out	Availability Yes Yes Yes Yes Yes Yes							
Default  Flow Chart				Status  On Sequence  SW Reset  W Reset  RDWx(73h)  Send Parameter Wx[9:2]	7		After MMTP Va	TP alue	Legen- ommar aramet Display Action Mode equent transfe	Before 00 00 00 d ind	h h		

10/28/2011 335 Version 0.8



NT35510

## RDWy: Read Wy (7400h)

Inst / Para	R/W	Address		Parameter									
Inst / Para	IX/VV	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0	
RDWy	Read	74h	7400h	00h	Wy9	Wy8	Wy7	Wy6	Wy5	Wy4	Wy3	Wy2	

RDWy	Read 74h 7400h OUN Wy9 Wy8 Wy7 Wy6 Wy5 Wy4 Wy3 Wy2
NOTE: "-" Don't car	re
Description	This command returns the Wy bit (Wy[9:2]) of white color characteristic.
Restriction	-
	Status Availability
	Normal Mode On, Idle Mode Off, Sleep Out Yes
Register	Normal Mode On, Idle Mode On, Sleep Out Yes
Availability	Partial Mode On, Idle Mode Off, Sleep Out
	Partial Mode On, Idle Mode On, Sleep Out
	Sleep In Yes
	Status Default Value After MTP Before MTP
Default	Power On Sequence MTP Value 00h
	S/W Reset 00h
	HAW Reset MTP Value 00h
1	
Flow Chart	RDWy(74h)  Host Command Parameter Wy[9:2]  Display  Action  Mode  Sequential transfer

10/28/2011 336 Version 0.8



NT35510

#### RDRGLB: Read Red/Green Low Bits (7500h)

Red: Rx and Ry Green: Gx and Gy

Inst / Para	R/W	Add	ress	Parameter									
IIISI / Pala	IX/VV	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0	
RDRGLB	Read	75h	7500h	00h	Rx1	Rx0	Ry1	Ry0	Gx1	Gx0	Gy1	Gy0	

This command returns the lowest bits of red and green color characteristic.

## NOTE: "-" Don't care

Description

Default

Restriction	-
	Status Availability Availability
	Normal Mode On, Idle Mode Off, Sleep Out
Register	Normal Mode On, Idle Mode On, Sleep Out Yes
Availability	Partial Mode On, Idle Mode Off, Sleep Out
	Partial Mode On, Idle Mode On, Sleep Out Yes
	Sleep In Yes


 Default Value

 Status
 After MTP
 Before MTP

 Power On Sequence
 MTP Value
 00h

 S/W Reset
 MTP Value
 00h

 H/W Reset
 MTP Value
 00h





NT35510

RDRx: Read Rx (7600h)

Inst / Para	R/W	Add	ress	Parameter								
IIISt / Pala	IX/VV	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
RDRx	Read	76h	7600h	00h	Rx9	Rx8	Rx7	Rx6	Rx5	Rx4	Rx3	Rx2

RDRx	Read	76h	7600h	00h	Rx9	Rx8	Rx7	Rx6	Rx5	Rx4	Rx3	Rx2
NOTE: "-" Don't car	e											
Description	This c	command	d returns	the Rx bit (Rx[9:2])	of red co	lor char	acterist	C.				
Restriction	-											
Register Availability		Normal I Partial N	Mode On Mode On Mode On, Mode On,	ailability Yes Yes Yes Yes Yes Yes								
Default  Flow Chart				Status On Sequence W Reset W Reset RDRx(76h) Gend Parameter Rx[9:2]	7		After MMTP VaMTP Va	TR Jule Jule Jule Jule Jule Jule Jule Jule	Legenommar Display Action Mode equent transfe	Before 00 00 00 00 d	h h	



NT35510

## RDRy: Read Ry (7700h)

Inst / Para	R/W	Address		Parameter										
Inst / Para	IX/VV	MIPI Others		D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0		
RDRy	Read	77h	7700h	00h	Ry9	Ry8	Ry7	Ry6	Ry5	Ry4	Ry3	Ry2		

RDRY	Read 77h 7700h 00h Ry9 Ry8 Ry7 Ry6 Ry5 Ry4 Ry3 Ry2
NOTE: "-" Don't car	е
Description	This command returns the Ry bit (Ry[9:2]) of red color characteristic.
Restriction	-
	Status Availability  Normal Mode On, Idle Mode Off, Sleep Out Yes
Register Availability	Normal Mode On, Idle Mode On, Sleep Out Partial Mode On, Idle Mode Off, Sleep Out Yes
	Partial Mode On, Idle Mode On, Sleep Out Sleep In Yes Yes
Default	Status  Default Value  After MTP  Before MTP  Power On Sequence  MTP Value  00h  S/W Reset  MTP Value  00h  H/W Reset  MTP Value  00h  O0h
	RDRy(77h)  Host Command  Driver Send Parameter Ry[9:2]  Display
Flow Chart	Action  Mode  Sequential transfer

10/28/2011 339 Version 0.8



NT35510

RDGx: Read Gx (7800h)

Inst / Para	R/W	Add	ress	Parameter										
Inst / Para	IX/VV	MIPI Others		D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0		
RDGx	Read	78h	7800h	00h	Gx9	Gx8	Gx7	Gx6	Gx5	Gx4	Gx3	Gx2		

RDGx	Read	78h	7800h	00h	Gx9	Gx8	Gx7	Gx6	Gx5	Gx4	Gx3	Gx2
NOTE: "-" Don't car	e											
Description	This o	command	returns	the Gx bit (Gx[9:2])	of green	color cl	naracte	istic.				
Restriction	-											
Register Availability		Normal N Partial N	Mode On Mode On, Mode On,	Status , Idle Mode Off, Slee , Idle Mode On, Slee Idle Mode Off, Slee Idle Mode On, Slee Sleep In	ep Out ep Out	Availability Yes Yes Yes Yes Yes Yes Yes						
Default			S	Status On Sequence W Reset			After M MTP Va MTP Va	TP alue alue	ault Valu	Before 00 00	)h )h	
Flow Chart				RDGx(78h)  Gend Parameter Gx[9:2]	7		Host Oriver		Display  Action  Mode  equent transfe	er Tial		

10/28/2011 340 Version 0.8



NT35510

## RDGy: Read Gy (7900h)

Inst / Para	R/W	Add	ress	Parameter										
IIISt / Pala	IX/VV	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0		
RDGy	Read	79h	7900h	00h	Gy9	Gy8	Gy7	Gy6	Gy5	Gy4	Gy3	Gy2		

RDGy	1/00	1 911	7 90011	00	/11	Gyə	Gyo	Gyi	Gyo	GyJ	Gy <del>4</del>	Gys	Gyz
NOTE: "-" Don't care	е												
Description	Thi	s commar	nd returns	the Gy bit	(Gy[9:2])	of green	color cl	haracte	ristic.				
Restriction	-												
				Status					Av	ailabilit	У		
		Normal	Mode Or	n, Idle Mode	Off, Slee	ep Out				Yes		n	
Register		Normal	Mode Or	n, Idle Mode	On, Slee	ep Out				Yes	n A	. 11	
Availability		Partial	Mode On	, Idle Mode	Off, Slee	p Out				Yes	۱۱ // ر	7/11/	
		Partial	Mode On	, Idle Mode	On, Slee	p Out			20	Yes		Die	
				Sleep In				~ [[		Yes	7 0-		
							AR.	<i>J</i> ///:		J			
						nF	_	/ ///					
				01.1	$\sim v$		> ///		Defa	ault Val	ue		
				Status				After M	ITR (	7) //	Before	e MTP	
Default			Powe	r On Seque	ence	11 0		MTP Va	alue		00	)h	
				S/W Reset				MTP Va	alue	7	00	)h	
		725		H/W Reset		n		MTP Va	alue		00	)h	
1	M	<u> </u>				۱ // د	$(U \mid J)$						
		M		RDGy(7	meter			Host Driver		Legen	nd		
Flow Chart			/	Gy[9:2	2] /	/				Display	y )¦		
									<	Action	<u>ー</u>		
									!(	Mode	$\supset$ :		
										_			
										equen			
									\	transfe			
									1				

10/28/2011 341 Version 0.8



NT35510

#### RDBALB: Read Blue/AColor Low Bits (7A00h)

Blue: Bx and By A: Ax and Ay


Inst / Para	R/W	Add	ress	Parameter										
Inst / Para	IX/VV	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0		
RDBALB	Read	7Ah	7A00h	00h	Bx1	Bx0	By1	By0	Ax1	Ax0	Ay1	Ay0		

This command returns the lowest bits of blue and A color characteristic.

NOTE: "-" Don't care

Description

Restriction	-
	Status Availability N
	Normal Mode On, Idle Mode Off, Sleep Out
Register	Normal Mode On, Idle Mode On, Sleep Out Yes
Availability	Partial Mode On, Idle Mode Off, Sleep Out
	Partial Mode On, Idle Mode On, Sleep Out Yes
	Sleep In Yes





NT35510

RDBx: Read Bx (7B00h)

Inst / Para R/M	D/M/	Add	Address Parameter									
	IX/VV	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
RDBx	Read	7Bh	7B00h	00h	Bx9	Bx8	Bx7	Bx6	Bx5	Bx4	Bx3	Bx2

RDBx	Read	ead 7Bh 7B00h 00h Bx9 Bx8 Bx7 Bx6 Bx5									Bx3	Bx2			
NOTE: "-" Don't car	e														
Description	This	command	d returns	the Bx bit (Bx[9:2])	of blue c	olor cha	racteris	tic.							
Restriction	-														
Register Availability		Normal I Partial I	Mode On Mode On, Mode On,	Status , Idle Mode Off, Slee , Idle Mode On, Slee Idle Mode On, Slee Idle Mode On, Slee Sleep In	ep Out ep Out	Availability Yes Yes Yes Yes Yes Yes Yes									
Default Flow Chart				Status On Sequence SW Reset W Reset RDBx(7Bh) Send Parameter Bx[9:2]	7		After MMTP VaMTP Va	TR slue slue slue slue slue slue slue slue	Legenommar arameto Display Action Mode equent transfe	Before 00 00 00 dd	h h				

10/28/2011 343 Version 0.8



NT35510

## RDBy: Read By (7C00h)

Inst / Para R/W	Address		ress	Parameter										
	IX/VV	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0		
RDBy	Read	7Ch	7C00h	00h	Ву9	By8	Ву7	By6	Ву5	By4	Ву3	By2		

NOTE: "-" Don't car	re	
Description	This command returns the By bit (By[9:2]) of blue col	lor characteristic.
Restriction	-	
	Status  Normal Mode On, Idle Mode Off, Sleep Out	Availability Yes
Register Availability	Normal Mode On, Idle Mode On, Sleep Out Partial Mode On, Idle Mode Off, Sleep Out Partial Mode On, Idle Mode On, Sleep Out Sleep In	Yes Yes Yes Yes
Default	Status  Power On Sequence S/W Reset H/W Reset	Default Value  After MTP  MTP Value  00h  MTP Value  00h  MTP Value  00h
Flow Chart	RDBy(7Ch)  Send Parameter By[9:2]	Legend  Host Command  Driver Parameter  Display
		Action  Mode  Sequential transfer

10/28/2011 344 Version 0.8



NT35510

RDAx: Read Ax (7D00h)

Inst / Para R/W	DΛΛ	Address		Parameter									
inst/Para R/W		MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0	
RDAx	Read	7Dh	7D00h	00h	Ax9	Ax8	Ax7	Ax6	Ax5	Ax4	Ax3	Ax2	

RDAx	Rea	d 7Dh	7D00h	00h	Ax9	Ax8	Ax7	Ax6	Ax5	Ax4	Ax3	Ax2	
NOTE: "-" Don't care	е												
Description	This	comman	d returns the	Ax bit (Ax[9:2])	of A colo	r charac	teristic.						
Restriction													
			04	- 4		1		Δ	11 - L 1114				
	-			atus		1		AV	ailability	/			
Register	<u> </u> -			e Mode Off, Sle	•	Yes							
Availability	<u> </u>			e Mode On, Sle					Yes	$A \mid B$	+HH		
/ tvalidalinty	<u> </u> -			e Mode Off, Slee		+			Yes	<del>\\                                   </del>		2	
	<u> </u> -	Partial N		e Mode On, Slee	ep Out	+			Yes	<del>- ///</del> II			
	L		Sle	ep In			$\mathcal{M}$		Yes	7			
					n					4			
			Sta	atus		- 11	After M		ault Valu	ie Before	MTP		
Default			Power On	Sequence	11 0		MTP Va	lue		00	)h		
			S/W	Reset			MTP Va	lue	7	00	)h		
	L	125	HW	Reset	0		MTP Va	lue		00	)h		
1	M				2								
Flow Chart				DAx(7Dh)  d Parameter Ax[9:2]	الري 7	[	Host Driver		Display Action Mode equent	er )			
										<b>—</b> ;			

10/28/2011 345 Version 0.8



NT35510

## RDAy: Read Ay (7E00h)

Inst / Para R/W	DAM	Address		Parameter									
	IX/VV	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0	
RDAy	Read	7Eh	7E00h	00h	Ay9	Ay8	Ay7	Ay6	Ay5	Ay4	Ау3	Ay2	

NOTE: "-" Don't car	e
Description	This command returns the Ay bit (Ay[9:2]) of A color characteristic.
Restriction	-
Register Availability	Status Availability  Normal Mode On, Idle Mode Off, Sleep Out Yes  Normal Mode On, Idle Mode On, Sleep Out Yes  Partial Mode On, Idle Mode Off, Sleep Out Yes  Partial Mode On, Idle Mode On, Sleep Out Yes  Sleep In Yes
Default	Default Value           Status         After MTP         Before MTP           Power On Sequence         MTP Value         00h           S/W Reset         MTP Value         00h           H/W Reset         MTP Value         00h
Flow Chart	RDAy(7Eh)  Host Command  Parameter Ay[9:2]  Display  Action  Mode  Sequential transfer

10/28/2011 346 Version 0.8



NT35510

#### RDDDBS: Read DDB Start (A100h~A104h)

Inst / Para R/W	DAM	Add	ress	Parameter									
	IX/VV	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0	
		A100h	00h	SID7	SID6	SID5	SID4	SID3	SID2	SID1	SID0		
		A101h	00h	SID15	SID14	SID13	SID12	SID11	SID10	SID9	SID8		
RDDDBS	Read	A1h	A102h	00h	MID7	MID6	MID5	MID4	MID3	MID2	MID1	MID0	
		/	A103h	00h	MID15	MID14	MID13	MID12	MID11	MID10	MID9	MID8	
		A104h	00h	1	1	1	1	1	1	1	1		

NOTE: "-" Don't care

Description

This command returns the supplier identification and display module mode/revision information.

Note: This information is not the same what "Read ID1 (DAh)", "Read ID2 (DBh)" and "Read ID3 (DCh)" commands are returning.

Note: Parameter 0xFF is an "Exit Code", this means that there is no more data in the DDB block.

This read sequence can be interrupted by any command and it can be continued by "Read DDB

Continue (A8h)" command when the first parameter, what has been transferred, is the parameter, which has not been sent e.g. RDDDBS => 1<sup>st</sup> parameter has been sent => 2<sup>nd</sup> parameter has been sent=> interrupt => RDDDBC => 3<sup>rd</sup> parameter of the RDDDBS has been sent.

SID[7:0]: LS byte of Supplier ID SID[15:8]: MS byte of Supplier ID

MID[7:0]: LS byte of Supplier Elective Data such as model number

MID[15:8]: MS byte of Supplier Elective Data such as model number

Restriction

Register Availability


Status	Availability
Normal Mode On, Idle Mode Off, Sleep Out	Yes
Normal Mode On, Idle Mode On, Sleep Out	Yes
Partial Mode On, Idle Mode Off, Sleep Out	Yes
Partial Mode On, Idle Mode On, Sleep Out	Yes
Sleep In	Yes

Default

Status	Defau	It Value
Status	After MTP	Before MTP
Power On Sequence	MTP Value	00h
S/W Reset	MTP Value	00h
H/W Reset	MTP Value	00h

10/28/2011 347 Version 0.8







Default

# **PRELIMINARY**

NT35510

#### RDDDBC: Read DDB Continue (A800h~A804h)

Inst / Para R/W	DAM	Address		Parameter									
	IX/VV	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0	
		A800h	00h	SID7	SID6	SID5	SID4	SID3	SID2	SID1	SID0		
		A801h	00h	SID15	SID14	SID13	SID12	SID11	SID10	SID9	SID8		
RDDDBC	Read	Read A8h	A802h	00h	MID7	MID6	MID5	MID4	MID3	MID2	MID1	MID0	
			A803h	00h	MID15	MID14	MID13	MID12	MID11	MID10	MID9	MID8	
		A804h	00h	1	1	1	1	1	1	1	1		

		7.0	.00 <del>-</del> 11	0011							'	
NOTE: "-" Don't care	е											
Description	point Note: Note:	where RDD Parameter For use exc 1. Set maxi 2. Read 0x	DBS controlled to the controll	he supplier identific ommand was interru s an "Exit Code", thi eturn packet size=3 urn 3 bytes SID[7:0] urn 2 bytes MID[15:3	upted by is means , SID[15	an other that th	er commere is no	and.		$A \mid D$	.    //	m the
Restriction	comm		DBC) t	mand (RDDDBS) shood define the read					_ //			
Register Availability		Normal Mod Partial Mod	de On, de On, de On, de On,	Status Idle Mode Off, Slee Idle Mode On, Slee Idle Mode Off, Slee Idle Mode On, Slee Idle Mode On, Slee Idle Mode On, Slee	p Out			Av	ailability Yes Yes Yes Yes Yes Yes			
		Hale		Status			After M		ault Valu	ie Before	MTP	

MTP Value

MTP Value

MTP Value

00h

00h

00h

Power On Sequence


S/W Reset

H/W Reset

10/28/2011 349 Version 0.8







10/28/2011 350 Version 0.8



NT35510

## RDFCS: Read First Checksum (AA00h)

Inst / Para R/W	Address		Parameter										
inst / Para R/W		MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0	
RDFCS	Read	AAh	AA00h	00h	FCS7	FCS6	FCS5	FCS4	FCS3	FCS2	FCS1	FCS0	

RDFCS	Read	AAh	AA00h	00h	FCS7	FCS6	FCS5	FCS4	FCS3	FCS2	FCS1	FCS0
NOTE: "-" Don't car	e											
Description	registe	ers (not	include "N	the first checksum Manufacture Comma memory has been do	nd Set)							
Restriction			-	wait 150ms after than read this checksu			write ad	ccess o	n "User	Comm	and Se	t" area
Register Availability		Normal Partial I	Mode On, Mode On, Mode On,	Status , Idle Mode Off, Slee , Idle Mode On, Slee Idle Mode Off, Slee Idle Mode On, Slee Sleep In	p Out p Out			Ava	Yes Yes Yes Yes Yes Yes Yes Yes			1
Default			\\S	Status On Sequence W Reset W Reset					oult Valu 00h 00h 00h	ile		
Flow Chart				RDFCS(AAh)  end Parameter FCS[7:0]	 7	<u>-</u>	Host Driver		egeno ommar arameto	er /		
								S	Action Mode equent transfe			

10/28/2011 351 Version 0.8



NT35510

## **RDCCS: Read Continue Checksum (AF00h)**

Inst / Para R/M	DAM	Add	ress	Parameter								
	IX/VV	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
RDCCS	Read	AFh	AF00h	00h	CCS7	CCS6	CCS5	CCS4	CCS3	CCS2	CCS1	CCS0

		MIPI	Others	D[15:8] (Non-MIPI)	טו	D6	D5	D4	D3	D2	וט	DU
RDCCS	Read	AFh	AF00h	00h	CCS7	CCS6	CCS5	CCS4	CCS3	CCS2	CCS1	CCS0
NOTE: "-" Don't car	e											
Description	check	sum has	calculat	s the continue check ed from "User Commers and/or frame men	and Se	t" area r	egisters			-		
Restriction	It will	be nece	essary to	wait 300ms after the wait read this checksu	nere is	the last	write a		n "User	Comm	and Se	t" area
Register Availability		Normal N Partial M	Mode On Mode On	Status , Idle Mode Off, Slee , Idle Mode On, Slee , Idle Mode Off, Slee , Idle Mode On, Slee Sleep In	p Out o Out			Av	ailability Yes Yes Yes Yes Yes			
Default  Flow Chart			H	Status On Sequence SW Reset HW Reset  RDCCS(AFh)  Send Parameter CCS[7:0]	7		Host		ooh 00h 00h 00h Legendommar aramete	d   er		
								S	Mode equent transfe			

10/28/2011 352 Version 0.8



NT35510

Mode

Sequential transfer

## RDID1: Read ID1 Value (DA00h)

Inst / Para R/W	DAM	Address		Parameter										
inst/Para R/W		MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0		
RDID1	Read	DAh	DA00h	00h	ID17	ID16	ID15	ID14	ID13	ID12	ID11	ID10		

NOTE: "-" Don't care	e	
Description	This read byte identifies the TFT LCD module's man	ufacture ID.
Restriction	-	
	Status  Normal Mode On, Idle Mode Off, Sleep Out	Availability  Yes
Register	Normal Mode On, Idle Mode On, Sleep Out	Yes
Availability	Partial Mode On, Idle Mode Off, Sleep Out	Yes
	Partial Mode On, Idle Mode On, Sleep Out	Yes
	Sleep In	Yes
Default	Status  Power On Sequence  S/W Reset  H/W Reset	Default Value  After MTP Before MTP MTP Value 00h MTP Value 00h MTP Value 00h
	RDID1(DAh)  Send Parameter	Host Command  Driver Parameter
Flow Chart	/ ID1[7:0]	Display



NT35510

## RDID2: Read ID2 Value (DB00h)

Inst / Para R/W	DAM	R/W Address		Parameter									
IIISt / Pala	IX/VV	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0	
RDID2	Read	DBh	DB00h	00h	ID27	ID26	ID25	ID24	ID23	ID22	ID21	ID20	

RDID2	Read	DBh	DB00h	00h	ID27	ID26	ID25	ID24	ID23	ID22	ID21	ID20
NOTE: "-" Don't car	e											
Description	made	to the o		rack the TFT L0 ial or constructi Oh to FFh				. It is ch	nanged	each tin	ne a ver	sion is
Restriction	-											
Register Availability		Normal Partial	Mode On, Idle Mode On, Idle Mode On, Idle Mode On, Idle	atus e Mode Off, Sle e Mode On, Sle e Mode Off, Sle e Mode On, Sle ep In	ep Out ep Out			Av	ailability Yes Yes Yes Yes Yes			
Default			Power On S/W	Sequence Reset Reset			After M MTP Va MTP Va MTP Va	TP lue lue	ault Valu	Before 80 80 80	)h )h	
				DID2(DBh)	······································		Host Driver		Legen	nd		
Flow Chart				d Parameter D2[7:0]	/				Display Action Mode			

10/28/2011 354 Version 0.8

Sequential transfer



NT35510

## RDID3: Read ID3 Value (DC00h)

Inst / Para R/W	DAM	Address		Parameter										
IIISt / Pala	IX/VV	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0		
RDID3	Read	DCh	DC00h	00h	ID37	ID36	ID35	ID34	ID33	ID32	ID31	ID30		

his parameter read byte identifies the TFT LCD mod	dule/driver.
Status  Normal Mode On, Idle Mode Off, Sleep Out  Normal Mode On, Idle Mode On, Sleep Out  Partial Mode On, Idle Mode Off, Sleep Out  Partial Mode On, Idle Mode On, Sleep Out  Sleep In	Availability Yes Yes Yes Yes Yes Yes
Status  Power On Sequence  S/W Reset  H/W Reset	Default Value  After MTP Before MTP  MTP Value 00h MTP Value 00h MTP Value 00h
RDID3(DCh)  Send Parameter ID3[7:0]	Host Command  Driver Parameter  Display  Action  Mode
	Normal Mode On, Idle Mode Off, Sleep Out Normal Mode On, Idle Mode On, Sleep Out Partial Mode On, Idle Mode Off, Sleep Out Partial Mode On, Idle Mode On, Sleep Out Sleep In  Status  Power On Sequence S/W Reset H/W Reset  RDID3(DCh)  Send Parameter

10/28/2011 355 Version 0.8



NT35510

#### **7 SPECIFICATIONS**

#### 7.1 Absolute Maximum Ratings

Item	Symbol	Rating	Unit
Supply voltage	VDDA, VDDB,	-0.3 ~ +5.5	V
	VDDR,VDDAM	0.0 10.0	
Supply voltage (Logic)	VDDI	- 0.3 ~ <b>+</b> 5.5	V
Supply voltage (Logic)	DIOPWR	-0.3 ~ +2.0	V
Supply voltage (Digital)	DVDD	-0.3 ~ +2.0	V
Supply voltage (MIV)	AVDD-VSS	-0.3 ~ +6.6	V
Supply voltage (MV)	AVEE-VSS	+0.3 ~ -6.6	<b>N</b> V
	VGH-VSS	-0.3 ~ +19.5	
Supply voltage (H)/)	VGLX-VSS	+0.3 ~ -19.5	
Supply voltage (HV)	VGH-VGLX	0.3~+33	V
	(VGHO-VGLO)	0.3~ +33	
Logic Input voltage range	VIN	- 0.3 ~ VDDI + 0.3	V
Logic Output voltage range	VO N	0.3 ~ VDDI + 0.3	V
	HSSI_CLK_P/N,		
Differential Input Voltage	HSSI_DATA0_P/N,	70.3 + 1.8	V
	HSSI_DATA1_P/N		
Operating temperature range	TOPR	-40~+85	°C
Storage Temperature range	TSTG	-55 ~ +125	°C

#### NOTE:

#### 7.2 ESD Protection Level

Model	Test Condition	Protection Level	Unit
Human Body Model	$C = 100 \text{ pF}, R = 1.5 \text{ k}\Omega$	> 2500	V
Machine Model	C = 200 pF, R = 0.0 Ω	> 250	V

#### 7.3 Latch-Up Protection Level

The device will not latch up at trigger current levels less than ±200 mA.

#### 7.4 Light Sensitivity

The operation of the IC will not be materially altered by incident light.

<sup>1.</sup> VSS means VSSA, VSSR, VSSB, AVSS and VSSAM.

<sup>2.</sup> If the absolute maximum rating of even is one of the above parameters is exceeded even momentarily, the quality of the product may be degraded. Absolute maximum ratings, therefore, specify the values exceeding which the product may be physically damaged. Be sure to use the product within the range of the absolute maximum ratings.



NT35510

## 7.5 DC Characteristics

#### 7.5.1 Basic Characteristics

	Symbol C	2 1141	Specification				Related	
Parameter		Conditions	MIN	TYP	MAX	Unit	Pins	
Power & Operation Voltage								
Analog Operating voltage	VDD	Operating Voltage	2.3	3.7	4.8	V	Note 1, 2	
1 . 0	VDDI	I/O supply voltage	1.65	1.8	3.3	V	N	
Logic Operating voltage	VDDIL	I/O supply voltage	1.1	1.2	1.3	V	Note 1, 2	
Input / Output								
Logic High level input voltage	VIH	VDDI=1.65~3.3V	0.7 VDDI	-	VDDI	V	Note 1, 2, 3	
Logic Low level input voltage	VIL	VDDI=1.65~3.3V	VSSI	-	0.3 VDDI	V	Note 1, 2, 3	
Logic High level output voltage	VOH	VDDI=1.65~3.3V IOH = -1.0mA	0.8 VDDI	-	VDDI	1	Note 1, 2, 5	
Logic Low level output voltage	VOL	VDDI=1.65~3.3V IOL = +1.0mA	VSSI		0.2 VDDI	<b>\</b>	Note 1, 2, 5	
Logic High level leakage (Except MIPI/MDDI)	ILIH	Vin=0~VDDI			1	μΑ	Note 1, 2, 3	
Logic Low level leakage (Except MIPI/MDDI)	ILIL	Vin=0~VDDI	1	ת הו		μΑ	Note 1, 2, 3	
Logic High level leakage (MIPI/MDDI)	MHA	Vin=0~VDDAM			Mile	μΑ	Note 2, 8	
Logic Low level leakage (MIPI/MDDI)	ILIL	Vin=0~VDDAM	(-)		-	μΑ	Note 2, 8	
		DC/DC Converter Ope	eration			1		
AVDD booster voltage	AVDD		4.5	-	6.5	V	Note 2, 7	
AVEE booster voltage	AVEE		-6.5	-	-4.5	V	Note 2, 7	
VCL booster voltage	VCL		-2.5	-	-4.0	V	Note 2, 7	
VGH booster voltage	VGH	<u>-</u>	AVDD +VDDB	-	2AVDD -AVEE	V	Note 2, 6	
VGLX booster voltage	VGLX	-	AVEE +VCL	-	2AVEE -AVDD	V	Note 2, 6	
Voltage difference between VGH and VGLX	VGHL	VGH-VGLX	1	-	30	V	Note 2	
Oscillator tolerance	∆OSC	25 ℃	-5	-	5	%		
		Source Driver						
	VGMP	-	3.0	-	6.3	V	Note 2	
Gamma reference voltage	VGSP	-	0.0	-	3.7	V	Note 2	
Canina fororonoc voltage	VGMN	-	-6.3	-	-3.0	V	Note 2	
	VGSN	-	-3.7	-	0.0	V	Note 2	
Output offset voltage	VOFSET	-	-	-	45	mV	Note 4	
Output deviation voltage	Vdev	Sout≥4.0V, Sout≥1.0V	-	20	30	mV	Note 4	
- 1 1	. 20.	1.0V <sout<4.0v< td=""><td>-</td><td>10</td><td>15</td><td>mV</td><td>Fig.7.5.2</td></sout<4.0v<>	-	10	15	mV	Fig.7.5.2	

10/28/2011 357 Version 0.8



NT35510

- Note 1) VDDI=1.65 to 3.3V, VDD=2.3 to 4.8V, VSSI=VSS=DVSS=0V, Ta=-30 to 70 °C (to +85 °C no damage) VDD means VDDA, VDDB, VDDIM, VDDAM and VSS means VSSA, VSSB, AVSS, VSSIM, VSSAM. VDDB, VDDA and VDDR should be the same input voltage level.
- Note 2) When the measurements are performed with module, measurement points are like below.
- Note 3) WRX, RDX, CSX, D[23:0], D/CX, PCLK, VS, HS, DE, SDI, NBWSEL, DSWAP, PSWAP, LANSEL, EXB1T, VGSW[3:0] I2C\_SA0,RGBBP,, IM[3:0], DSTB\_SEL and Test pins.
- Note 4) Channel loading= 40pF / channel, Ta=25 °C.
- Note 5) SDO, ERR, GPO[3:0] and Test pins
- Note 6) VDDB=2.8V, Ta=25 °C, no load on panel and Iload=2mA, |Output Voltage Target Voltage| < 100mV.
- Note 7) VDDB=2.8V, Ta=25 ℃, no load on panel and Iload=TBDmA, power pad serial resistor is smaller than maximum value.
- Note 8) Vin = 0 to VDDAM, VDD=2.3 to 4.8V, VDDI=1.65 to 3.3V, VSSAM=VSS=0V, Ta=-30 to 70 °C (to +85 °C no damage).




Fig. 7.5.1 Measurement Points for All Characteristics.

-When Sout >=4.0V, Sout<=1.0V

|(S0, S1, S2, ...., S1440) - Average (S0, S1, S2, ...., S1440)| <= 20mV

-When 4.0V>Sout>1.0V

|(S0, S1, S2, ...., S1440) - Average (S0, S1, S2, ..., S1440)| <= 10mV

-Sout=V0~V255

|S<sub>Target</sub> - Average (S0, S1, S2, ...., S1440)| <= 45mV




Fig. 7.5.2 Source output deviation

10/28/2011 358 Version 0.8





#### 7.5.2 MIPI Characteristics

#### 7.5.2.1 DC CHARACTERISTICS FOR DSI LP MODE

Parameter	Cumbal	Canditions	S	LINUT		
Parameter	Symbol	Conditions	MIN	TYP	MAX	UNIT
Logic high level input voltage	VIHLPCD	LP-CD	450	ı	1350	mV
Logic low level input voltage	VILLPCD	LP-CD	0	-	200	mV
Logic high level input voltage	VIHLPRX	LP-RX (CLK, D0, D1)	880	ı	1350	mV
Logic low level input voltage	VILLPRX	LP-RX (CLK, D0, D1)	0		550	mV
Logic low level input voltage	VILLPRXULP	LP-RX (CLK ULP mode)	90		300	mV
Logic high level output voltage	VOHLPTX	LP-TX (D0)	1.7	Al n	1.3	V
Logic low level output voltage	VOLLPTX	LP-TX (D0)	-50		50	mV
Logic high level input current	Ін	LP-CD, LP-RX	n -115		10	μA
Logic low level input current		LP-CD, LP-RX	-10		-	μA
Input pulse rejection	SGD	DSI-CLK+/-, DSI-Dn+/- (Note 3)	<b>ツ</b> -	-	300	Vps

Note 1) VDDI=1.65~3.3V, VDD=2.3 to 4.8V, VSSI=VSS=VSSAM=0V, Ta=-30 to 70 °C (to +85 °C no damage). VDD means VDDAM, VDDA, VDDR, VDDB and VSS means VSSAM, VSSA, VSSR, VSSB, AVSS.

Note 2) DSI high speed is off.

Note 3) Peak interference amplitude max. 200mV and interference frequency min. 450MHz.




Fig. 7.5.3 Spike/Glitch rejection-DSI





#### 7.5.2.2 DC CHARACTERISTICS FOR DSI HS MODE

Doromotor	Symbol Conditions	S	LINUT			
Parameter	Symbol	Conditions	MIN	TYP	MAX	UNIT
Input voltage common mode range	VCMCLK VCMDATA	DSI-CLK+/-, DSI-Dn+/- (Note2, 3)	70	-	330	mV
Input voltage common mode variation (≤ 450MHz)	VCMRCLKL VCMRDATAL	DSI-CLK+/-, DSI-Dn+/- (Note 4)	-50	-	50	mV
Input voltage common mode variation (≥ 450MHz)	VCMRCLKM VCMRDATAM	DSI-CLK+/-, DSI-Dn+/-	-	-	100	mV
Low-level differential input voltage threshold	VTHLCLK VTHLDATA	DSI-CLK+/-, DSI-Dn+/-	-70	-	- 1	mV
High-level differential input voltage threshold	VTHHCLK VTHHDATA	DSI-CLK+/-, DSI-Dn+/-	-		40	m۷
Single-ended input low voltage	VILHS	DSI-CLK+/-, DSI-Dn+/- (Note 3)	-40	<u> </u>		mV
Single-ended input high voltage	VIHHS	DSI-CLK+/-, DSI-Dn+/- (Note 3)		7	460	mV
Differential input termination resistor	RTERM	DSI-CLK+/-, DSI-Dn+/-	80	100	125	Ω
Single-ended threshold voltage for termination enable	Vterm-en	DSI-CLK+/-, DSI-Dn+/-			450	mV
Termination capacitor	Стекм	DSI-CLK+/-, DSI-Dn+/-		-	14	pF

Note 1) VDDI=1.65~3.3V, VDD=2.3 to 4.8V, VSSI=VSS=VSSAM=0V, Ta=-30 to 70 ℃ (to +85 ℃ no damage). VDD means VDDAM, VDDA, VDDR, VDDB and VSS means VSSAM, VSSA, VSSR, VSSB, AVSS.

Note 2) Includes 50mV (-50mV to 50mV) ground difference.

Note 3) Without VCMRCLKM / VCMRDATAM

Note 4) Without 50mV (-50mV to 50mV) ground difference.

Note 5) Dn=D0 and D1




Fig. 7.5.4 Differential voltage range, termination resistor and Common mode voltage

10/28/2011 360 Version 0.8



NT35510

## 7.5.3 MDDI Characteristics

Parameter	Symbol	Conditions	S	pecification	n	UNIT
Parameter	Symbol	Conditions	MIN	TYP	MAX	UNIT
Differential input "High" level voltage (hibernation wake-up)	VIT+offset	VT=125mV (MDDI_DATA_P/M)	-	100	125	mV
Differential input "Low" level voltage (hibernation wake-up)	VIT-offset	VT=125mV (MDDI_DATA_P/M)	75	100	-	mV
Differential input "High" level voltage	V <sub>IT+</sub>	VT=0mV (MDDI_STB_P/M, MDDI_DATA_P/M)	-	0	50	mV
Differential input "Low" level voltage	Viт-	VT=0mV (MDDI_STB_P/M, MDDI_DATA_P/M)	-50			m۷
Current consumption in Data Transfer	lTrans	VDDI=1.8V, VDDAM=2.85V, 1/Tbit=384Mbps, Ta=25°C, In Video Stream Packet Transfer		TBD	TBD	mA
Terminal impedance	Zt	-	80	-	125	ohm

Note 1) VDDI= 1.65~3.3V, VDD=2.3 to 4.8V, VSSI=VSS=VSSAM=0V, Ta=-30 to 70 °C (to +85 °C no damage). VDD means VDDAM, VDDA, VDDR, VDDB and VSS means VSSAM, VSSA, VSSR, VSSB, AVSS

10/28/2011 361 Version 0.8




NT35510

## 7.5.4 Current Consumption in Standby Mode and DSTB Mode

Parameter	Symbol	Conditions		UNIT		
Parameter	Symbol	Conditions	MIN	TYP	MAX	UNIT
Sleep in mode (Note 1)	l total (IvpnL + Ivddi)	VDDI=1.8V, VDDA=VDDB=VDDR=VDDAM=2.8V SRAM Off, 864 lines, ta = 30°C	1	150	300	μΑ
Deep standby mode (Note 2)	l total (IvpnL + Ivddi)	VDDI=1.8V, VDDA=VDDB=VDDR=VDDAM=2.8V SRAM Off, 864 lines, ta = 30 °C	-	20	35	μΑ

Note 1) For sleep in mode, MDDI is in hibernation mode, MIPI in stop state (LP11).RGB and MCU IF also included in it. Note 2) All IF included.





## 7.6 AC Characteristics

## 7.6.1 Parallel Interface Characteristics (80-Series MCU)




Fig. 7.6.1 Parallel interface characteristics (80-Series)

(VSS=VSSI=DVSS=0V, VDDI=1.65V to 3.3V, VDD=2.3V to 4.8V, Ta = -30 to 70°C)

Signal	Symbol	Parameter	MIN	MAX	Unit	Description		
$\parallel$ $\sim$	twc	Write cycle	33	-	ns			
WRX	twrh	Control pulse "H" duration	15	-	ns			
	twrl	Control pulse "L" duration	15	-	ns			
	trc	Read cycle (ID)	160	-	ns			
RDX(ID)	trdh	Control pulse "H" duration (ID)	90	-	ns	When read ID data		
	trdl	Control pulse "L" duration (ID)	45	-	ns			
	<b>t</b> RCFM	Read cycle (FM)	400	-	ns	Management		
RDX(FM)	<b>t</b> RDHFM	Control pulse "H" duration (FM)	250	-	ns	When read from frame		
	trdlfm	Control pulse "L" duration (FM)	150	-	ns	memory		
	t. 0-	Address setup time (Write)	0	-	ns			
D/CX	<b>t</b> ast	Address setup time (Read)	10	-	ns			
	<b>t</b> aht	Address hole time	2	-	ns			
	<b>t</b> DST	Data setup time	15	-	ns			
	<b>t</b> DHT	Data hold time	10	-	ns			
D[17:0]	<b>t</b> rat	Read access time (ID)	-	40	ns			
	<b>t</b> RATFM	Read access time (FM)	-	150	ns			
	todh	Output disable time	5	-	ns			

Note 1) VDDI=1.65 to 3.3V, VDD=2.3 to 4.8V, VSS=VSSI=DVSS=0V, Ta=-30 to 70 °C (to +85 °C no damage)

VDD means VDDA, VDDR, VDDB and VSS means VSSA, VSSR, VSSB

Note 2) The input signal rise time and fall time (tr, tf) is specified at 15 ns or less.

Logic high and low levels are specified as 20% and 80% of VDDI for Input signals.

10/28/2011 363 Version 0.8

With respect to the information represented in this document, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.



### 7.6.2 Serial Interface Characteristics




Fig. 7.6.2 3-pin serial interface characteristics

(VSS=VSSI=DVSS=0V, VDDI=1.65V to 3.3V, VDD=2.3V to 4.8V, Ta = -30 to 70°C)

Signal	Symbol	Parameter	MIN	MAX	Unit	Description
	tscycw	Serial clock cycle (Write)	100	-	ns	
	tsнw	SCL"H" pulse width (Write)	40	-	ns	
~ //// /	tslw	SCL "L" pulse width (Write)	40	-	ns	
	tscycr	Serial clock cycle (Read GRAM)	300	-	ns	
SCL	tshr	SCL "H" pulse width (Read GRAM)	140	-	ns	
o de la companya de l	<b>t</b> slr	SCL "L" pulse width (Read GRAM)	140	-	ns	
	tscycr	Serial clock cycle (Read ID)	300	-	ns	
	tshr	SCL "H" pulse width (Read ID)	140	-	ns	
	<b>t</b> slr	SCL "L" pulse width (Read ID)	140	-	ns	
	tsds	Data setup time	20	-	ns	
SDI (SDO)	<b>t</b> sdh	Data hold time	20	-	ns	
301 (300)	tacc	Access time	-	120	ns	
	tон	Output disable time	5	-	ns	
	tснw	Chip select "H" pulse width	45	-	ns	
CSX	tcss	Chip select setup time	20	-	ns	
	tсsн	Chip select hold time	50	-	ns	

Note 1) VDDI=1.65 to 3.3V, VDD=2.3 to 4.8V, VSS=VSSI=DVSS=0V, Ta=-30 to 70  $^{\circ}$ C (to +85  $^{\circ}$ C no damage) VDD means VDDA, VDDR, VDDB and VSS means VSSA, VSSR, VSSB

Note 2) The input signal rise time and fall time (tr, tf) is specified at 15 ns or less.





## 7.6.3 I2C Bus Timing Characteristics




Fig. 7.6.3 I2C Bus Operation

(VSS=VSSI=DVSS=0V, VDDI=1.65V to 3.3V, VDD=2.3V to 4.8V, Ta = -30 to 70°C)

Signal	Symbol	Parameter	MIN	MAX	Unit	Description
	TCKL+TCKL	Working frequency		400	KHz	
I2C_SCL	Tckl	12C clock low	1300		ns	
	Тскн	I2C clock high	600		ns	
	Tr /	I2C data rising time	)	300	ns	
	Τt	I2C data falling time	-	300	ns	
	TDatHd	I2C data hold time	0	900	ns	
I2C SDA	TDatSu	I2C data setup time	100	-	ns	
IZC_SDA	TStaHd	I2C start condition hold time	600	-	ns	
	TStaSu	I2C start condition setup time	600	-	ns	
	TstpSu	I2C stop condition setup time	600	-	ns	
	T <sub>Bus</sub> Free	I2C bus free time	1300	-	ns	

Note 1) VDDI=1.65 to 3.3V, VDD=2.3 to 4.8V, VSS=VSSI=DVSS=0V, Ta=-30 to 70 °C (to +85 °C no damage) VDD means VDDA, VDDR, VDDB and VSS means VSSA, VSSR, VSSB

10/28/2011 365 Version 0.8



### 7.6.4 RGB Interface Characteristics




Fig. 7.6.4 RGB interface characteristics

 $(VSS=VSSI=DVSS=0V, VDDI=1.65V \text{ to } 3.3V, VDD=2.3V \text{ to } 4.8V, Ta = -30 \text{ to } 70^{\circ}\text{C})$ 

Signal	Symbol	Parameter	MIN	TYP	MAX	Unit	Description
VS	tvsyns	VSYNC setup time	10	-	1	ns	
VS	tvsynh	VSYNC hold time	10	-	1	ns	
	thsyns	HSYNC setup time	10	-	-	ns	
HS	tscycr	HSYNC hold time	10	-	-	ns	
	<b>t</b> hvpd	HSYNC to VSYNC falling edge	0	-	1	ns	
	tdcyc	PCLK cycle time	33	-	125	ns	
PCLK	<b>t</b> DLW	PCLK "L" pulse width	11	-	-	ns	
PCLK	tohw	PCLK "H" pulse width	11	-	1	ns	
	fdfreq	PCLK frequency	8	-	30	MHz	
DE	tocss	DE setup time	10	-	1	ns	
DE	tdcsh	DE hold Time	10	-	ı	ns	
D0~D23	tods	RGB Data setup time	10	-	-	ns	
DU~D23	<b>t</b> ddh	RGB Data hold time	10	-	-	ns	

Note 1) VDDI=1.65 to 3.3V, VDD=2.3 to 4.8V, VSS=VSSI=DVSS=0V, Ta=-30 to 70 ℃ (to +85 ℃ no damage) VDD means VDDA, VDDR, VDDB and VSS means VSSA, VSSR, VSSB

Note 2) The input signal rise time and fall time (tr, tf) is specified at 15 ns or less.

10/28/2011 366 Version 0.8







## 7.6.5 MIPI DSI Timing Characteristics

## 7.6.5.1 HIGH SPEED MODE

(VSS=VSSI=DVSS=0V, VDDI=1.65V to 3.3V, VDD=2.3V to 4.8V, Ta = -30 to  $70^{\circ}$ C)

Signal	Symbol	Parameter	MIN	TYP	MAX	Unit	Description
DSI-CLK+/-	2xUI <sub>INST</sub>	Double UI instantaneous	4	•	25	ns	
DSI-CLK+/-	UIINSTA UIINSTB	UI instantaneous halfs	2	1	12.5	ns	UI = UIINSTA = UIINSTB
DSI-Dn+/-	tos	Data to clock setup time	0.15xUI	1	-	ps	
DSI-Dn+/-	tон	Data to clock hold time	0.15xUI	•	-	ps	
DSI-CLK+/-	<b>t</b> DRTCLK	Differential rise time for clock	150	1	0.3xUI	ps	7
DSI-Dn+/-	<b>t</b> DRTDATA	Differential rise time for data	150	1	0.3xUI	ps	
DSI-CLK+/-	<b>t</b> DFTCLK	Differential fall time for clock	150	-	0.3xUI	ps	
DSI-Dn+/-	<b>t</b> DFTDATA	Differential fall time for data	150	1	0.3xUl	ps	

Note) Dn = D0 and D1.




Fig. 7.6.5 Rising and fall time on clock and data channel

10/28/2011 367 Version 0.8



## 7.6.5.2 LOW POWER MODE

(VSS=VSSI=DVSS=0V, VDDI=1.65V to 3.3V, VDD=2.3V to 4.8V, Ta = -30 to  $70^{\circ}$ C)

Signal	Symbol	Parameter	MIN	TYP	MAX	Unit	Description
DSI-D0+/-	Тьрхм	Length of LP-00, LP-01, LP-10 or LP-11 periods MPU → Display Module	50	-	75	ns	Input
DSI-D0+/-	TLPXD	Length of LP-00, LP-01, LP-10 or LP-11 periods Display Module → MPU	50	-	75	ns	Output
DSI-D0+/-	TTA-SURED	Time-out before the MPU start driving	TLPXD	-	2xTLPXD	ns	Output
DSI-D0+/-	TTA-GETD	Time to drive LP-00 by display module	5xTlpxd	-	-	ns	Input
DSI-D0+/-	Tta-god	Time to drive LP-00 after turnaround request - MPU	4xTLPXD	-		ns	Output




Fig. 7.6.6 Bus Turnaround (BAT) from MPU to display module Timing




Fig. 7.6.7 Bus Turnaround (BAT) from display module to MPU Timing

10/28/2011 368 Version 0.8



## **7.6.5.3 DSI BURSTS**

(VSS=VSSI=DVSS=0V, VDDI=1.65V to 3.3V, VDD=2.3V to 4.8V,Ta = -30 to 70 °C)

Signal	Symbol	Parameter	MIN	TYP	MAX	Unit	Description
		Low Power Mode to High	Speed Mode	Timing			
DSI-Dn+/-	TLPX	Length of any low power state period	50	-	-	ns	Input
DSI-Dn+/-	Ths-prepare	Time to drive LP-00 to prepare for HS transmission	40+4xUI	ı	85+6xUI	ns	Input
DSI-Dn+/-	Ths-term-en	Time to enable data receiver line termination measured from when Dn crosses VILMAX	-	ı	35+4xUI	ns	Input
		High Speed Mode to Low	Power Mode	Timing		70	
DSI-Dn+/-	Тнѕ-ѕкір	Time-out at display module to ignore transition period of EoT	40		55+4xUI	ns	Input
DSI-Dn+/-	Ths-exit	Time to drive LP-11 after HS burst	100			ns	Input
DSI-Dn+/-	Ths-trail	Time to drive flipped differential state after last payload data bit of a HS transmission burst	60+4xUI			ns ns	Input
High Speed Mode to/from Low Power Mode Timing							
DSI-CLK+/-	Тськ-роз	Time that the MPU shall continue sending HS clock after the last associated data lane has transition to LP mode	60+128x UI		<u> </u>	ns	Input
DSI-CLK+/-	TCLK-TRAIL	Time to drive HS differential state after last payload clock bit of a HS transmission burst	60	-	-	ns	Input
DSI-CLK+/-	Ths-exit	Time to drive LP-11 after HS burst	100	-	-	ns	Input
DSI-CLK+/-	TCLK-PREPARE	Time to drive LP-00 to prepare for HS transmission	38	1	95	ns	Input
DSI-CLK+/-	Tclk-term-en	Time-out at clock lane display module to enable HS transmission	-	1	38	ns	Input
DSI-CLK+/-	Tclk-prepare + Tclk-zero	Minimum lead HS-0 drive period before starting clock	300	-	-	ns	Input
DSI-CLK+/-	Tclk-pre	Time that the HS clock shall be driven prior to any associated data lane beginning the transition from LP to HS mode	8xUI	-	-	ns	Input

Note) Dn = D0 and D1.

10/28/2011 369 Version 0.8








Fig. 7.6.8 Data lanes-Low Power Mode to/from High Speed Mode Timing




Fig. 7.6.9 Clock lanes- High Speed Mode to/from Low Power Mode Timing

10/28/2011 370 Version 0.8



### 7.6.6 MDDI Timing Characteristics

(VSS=VSSI=DVSS=0V, VDDI=1.65V to 3.3V, VDD=2.3V to 4.8V,Ta = -30 to 70°C)

Signal	Symbol	Parameter	MIN	TYP	MAX	Unit	Description
MDDI_STB_P/M MDDI_DATA_P/M	1/Tbit	Data transfer rate	ı	384	450	Mbps	
MDDI_STB_P/M MDDI_DATA_P/M	Tskew-pair	Differential transfer input skew	1	1	0.05	ns	
MDDI_STB_P/M MDDI_DATA_P/M	Tskew-data	Data/Strobe input skew	-	-	0.3	ns	

Note) MDDI\_DATA\_P/M = MDDI\_DATA0\_P/M and MDDI\_DATA1\_P/M.




Fig. 7.6.11 Skew between MDDI\_DATA\_P/M and MDDI\_STB\_P/M

10/28/2011 371 Version 0.8



### 7.6.7 Reset Input Timing




Fig. 7.6.12 Reset input timing


(VSS=VSSI=DVSS=0V, VDDI=1.65V to 3.3V, VDD=2.3V to 4.8V,Ta = -30 to 70°C)

Signal	Symbol	Parameter	MIN	TYP	MAX	Unit	Description
	tresw	Reset "L" pulse width (Note 1)	10	( - N	-	μs	
RESX	torox	trest Reset complete time (Note 2)		B - (C	5	ms	When reset applied during Sleep In Mode
	trest		٥.		120	ms	When reset applied during Sleep Out Mode

Note 1) Spike due to an electrostatic discharge on RESX line does not cause irregular system reset according to the table below.

RESX Pulse	Action
Shorter than 5µs	Reset Rejected
Longer than 10µs	Reset
Between 5µs and 10µs	Reset Start

- Note 2) During the resetting period, the display will be blanked (The display is entering blanking sequence, which maximum time is 120 ms, when Reset Starts in Sleep Out –mode. The display remains the blank state in Sleep In–mode) and then return to Default condition for H/W reset.
- Note 3) During Reset Complete Time, values in OTP memory will be latched to internal register during this period. This loading is done every time when there is H/W reset complete time ( $t_{REST}$ ) within 5ms after a rising edge of RESX.
- Note 4) Spike Rejection also applies during a valid reset pulse as shown below:



Note 5) It is necessary to wait 5msec after releasing RESX before sending commands. Also Sleep Out command cannot be sent for 120msec

10/28/2011 372 Version 0.8



## **8 REFERENCE APPLICATIONS**

### 8.1 Microprocessor Interface

The display, which is using 80-series MPU interface, is connected to the MPU as it is illustrated below.




Fig. 8.1.1 Interfacing for 80-series 8-bit MPU by Connecting IM[3:0]="0000"




Fig. 8.1.2 Interfacing for 80-series 16-bit MPU by Connecting IM[3:0]="0001"

10/28/2011 373 Version 0.8






Fig. 8.1.3 Interfacing for 80-series 18-bit MPU by Connecting IM[3:0]="0010"




Fig. 8.1.4 Interfacing for 80-series 24-bit MPU by Connecting IM[3:0]="0010"

Note: Left MVDDL and MVDDA open (not used) when using 80-series MPU interface.

10/28/2011 374 Version 0.8



The display, which is using RGB with 16-bit SPI interface, is connected to the MPU as it is illustrated below.




Fig. 8.1.5 Interfacing for RGB with SPI by Connecting IM[3:0]="X011"

The display, which is using RGB with I2C interface, is connected to the MPU as it is illustrated below.




Fig. 8.1.6 Interfacing for RGB with I2C by Connecting IM[3:0]="0100"

Note 1. Connecting D23, D22, D15, D14, D7 and D6 to VSSI when using 18-bit/pixel (VIPF[3:0]="0110").

Connecting D23~D21, D15, D14 and D7~ D5 to VSSI when using 16-bit/pixel (VIPF[3:0]="0101").

Note 2. Left MVDDL and MVDDA open (not used) when using RGB with SPI interface.

Note 3. IM3 is used to select SCL rising or falling edge trigger for 16-bit SPI interface.

10/28/2011 375 Version 0.8



The display, which is using MIPI DSI and the TE line, is connected to the MPU as it is illustrated below.




Fig. 8.1.7 Interfacing for MIPI DSI with TE Line by Connecting IM[3:0]="0101"

The display, which is using MIPI DSI without the TE line, is connected to the MPU as it is illustrated below.




Fig. 8.1.8 Interfacing for MIPI DSI without TE Line by Connecting IM[3:0]="0101"

Note1. Bit DSITE should be "1", the TE line is enabled, when using MIPI with TE line.

Note2. Bit DSITE should be "0", the TE line is disabled, when using MIPI without TE line. The command 35h TEON cannot active the separated TE line.

Note3. Connecting HSSI\_DATA1\_P/N to VSSAM when using 1 data lane application.

10/28/2011 376 Version 0.8



The display, which is using MDDI with 16-bit SPI interface, is connected to the MPU as it is illustrated below.




Fig. 8.1.9 Interfacing for MDDI with 16-bit SPI by Connecting IM[3:0]="X110"

The display, which is using MDDI with I2C interface, is connected to the MPU as it is illustrated below.




Fig. 8.1.10 Interfacing for MDDI with I2Cl by Connecting IM[3:0]="0111"


#### Notes:

- 1. Connecting HSSI\_DATA1\_P/N to VSSAM when using MDDI Type-I (1 data lane).
- 2. IM3 is used to select SCL rising or falling edge trigger when using 16-bit SPI interface.

10/28/2011 377 Version 0.8



### 8.2 Connections with Panel



### NOTES:

1. The scan direction from top to bottom indicated in above figure means the gate control signals in forward direction (CTB = "0").

2. The relationship between Sn output sequence and CRL/CGM[7:0] is shown below.

CGM[7:0]	Display Resolution	Sn Output Sequence	Note
C0h	480RGB x 1024		
70h	480RGB x 864	CRL="0" and CRGB="0":	
6Bh	480RGB x 854	$S1_{(R)} \rightarrow S2_{(G)} \rightarrow S3_{(B)} \rightarrow \dots \rightarrow S1438_{(R)} \rightarrow S1439_{(G)} \rightarrow S1440_{(B)}$	All S1 to S1440
<sup>50</sup> h	480RGB x 800	CRL="1" and CRGB="1":	are used
28h	480RGB x 720	$S1440_{(R)} \rightarrow S1439_{(G)} \rightarrow S1438_{(B)} \rightarrow \dots \rightarrow S3_{(R)} \rightarrow S2_{(G)} \rightarrow S1_{(B)}$	
00h	480RGB x 640		

10/28/2011 378 Version 0.8